数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CD74HC299M 数据表(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
部件名 CD74HC299M
功能描述  High-Speed CMOS Logic 8-Bit Universal Shift Register; Three-State
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

CD74HC299M 数据表(HTML) 7 Page - Texas Instruments

Back Button CD74HC299M Datasheet HTML 3Page - Texas Instruments CD74HC299M Datasheet HTML 4Page - Texas Instruments CD74HC299M Datasheet HTML 5Page - Texas Instruments CD74HC299M Datasheet HTML 6Page - Texas Instruments CD74HC299M Datasheet HTML 7Page - Texas Instruments CD74HC299M Datasheet HTML 8Page - Texas Instruments CD74HC299M Datasheet HTML 9Page - Texas Instruments CD74HC299M Datasheet HTML 10Page - Texas Instruments CD74HC299M Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 15 page
background image
7
HCT TYPES
Propagation Delay
tPHL, tPLH
Clock to I/O Output,
Clock to Q0 and Q7
CL = 50pF
4.5
-
-
45
-
56
-
68
ns
CL = 15pF
5
-
19
-
-
-
-
-
ns
MR to Output
tPHL, tPLH
CL = 50pF
4.5
-
-
46
-
58
-
69
ns
Output Enable and Disable
Times
tPZL,tPZH,
tPLZ, tPHZ
CL = 15pF
5
-
10,
13, 15
--
-
-
-
ns
Output High-Z to High Level
tPZH
CL = 50pF
4.5
-
-
32
-
40
-
48
ns
Output High Level to High-Z
tPHZ
CL = 50pF
4.5
-
-
37
-
46
-
56
ns
Output Low Level to High-Z
tPLZ
CL = 50pF
4.5
-
-
32
-
40
-
48
ns
Output High-Z to Low Level
tPZL
CL = 50pF
4.5
-
-
30
-
38
-
45
ns
Output Transition Time
tTLH, tTHL
Q0, Q7
CL = 50pF
4.5
-
-
15
-
19
-
22
ns
I/O0 to I/O7
CL = 50pF
4.5
-
-
12
-
15
-
18
ns
Input Capacitance
CIN
CL = 50pF
-
10
-
10
-
10
-
10
pF
Three-State Output
Capacitance
CO
-
-
20
-
20
-
20
-
20
pF
Power Dissipation Capacitance
(Notes 3, 4)
CPD
CL = 15pF
5
-
170
-
-
-
-
-
pF
NOTES:
3. CPD is used to determine the dynamic power consumption, per register.
4. PD =CPD VCC
2 f
i + ∑ (CL VCC
2 f
O) where fi = Input Frequency, fO = Output Frequency, CL = Output Load Capacitance,
VCC = Supply Voltage.
Switching Specifications CL = 50pF, Input tr, tf = 6ns (Continued)
PARAMETER
SYMBOL
TEST
CONDITIONS
VCC (V)
25oC
-40oC TO
85oC
-55oC TO
125oC
UNITS
MIN
TYP
MAX
MIN
MAX
MIN
MAX
Test Circuits and Waveforms
NOTE: Outputs should be switching from 10% VCC to 90% VCC in
accordance with device truth table. For fMAX, input duty cycle = 50%.
FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND
PULSE WIDTH
NOTE: Outputs should be switching from 10% VCC to 90% VCC in
accordance with device truth table. For fMAX, input duty cycle = 50%.
FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND
PULSE WIDTH
CLOCK
90%
50%
10%
GND
VCC
trCL
tfCL
50%
50%
tWL
tWH
10%
tWL + tWH =
fCL
I
CLOCK
2.7V
1.3V
0.3V
GND
3V
trCL = 6ns
tfCL = 6ns
1.3V
1.3V
tWL
tWH
0.3V
tWL + tWH =
fCL
I
CD54HC299, CD74HC299, CD54HCT299, CD74HCT299



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com