数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HCS412TP 数据表(PDF) 11 Page - Microchip Technology

部件名 HCS412TP
功能描述  KEELOQ Code Hopping Encoder and Transponder
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

HCS412TP 数据表(HTML) 11 Page - Microchip Technology

Back Button HCS412TP Datasheet HTML 7Page - Microchip Technology HCS412TP Datasheet HTML 8Page - Microchip Technology HCS412TP Datasheet HTML 9Page - Microchip Technology HCS412TP Datasheet HTML 10Page - Microchip Technology HCS412TP Datasheet HTML 11Page - Microchip Technology HCS412TP Datasheet HTML 12Page - Microchip Technology HCS412TP Datasheet HTML 13Page - Microchip Technology HCS412TP Datasheet HTML 14Page - Microchip Technology HCS412TP Datasheet HTML 15Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 44 page
background image
© 2002 Microchip Technology Inc.
Preliminary
DS41099C-page 11
HCS412
3.2.2
CYCLE REDUNDANCY CHECK (CRC)
The CRC bits may be used to check the received data
integrity, but it is not recommended when operating
near the low voltage trip point, see Note below.
The CRC is calculated on the 65 previously transmitted
bits (Figure 3-2), detecting all single bit and 66% of all
double bit errors.
EQUATION 3-1:
CRC CALCULATION
3.2.3
LOW VOLTAGE DETECTOR STATUS
(VLOW)
The low voltage detector result is included in every
transmitted code word.
The HCS412 samples the voltage detector output at
the onset of a transmission and just before the VLOW
bit is transmitted in each code word. The first sample is
used in the CRC calculation and the subsequent sam-
ples determine what VLOW value will be transmitted.
The transmitted VLOW status will be a ‘0’ as long as
VDD remains above the selected low voltage trip point.
VLOW will change to a ‘1’ if VDD drops below the
selected low voltage trip point.
TABLE 3-2:
LOW VOLTAGE STATUS BIT
TABLE 3-3:
LOW VOLTAGE TRIP POINT
SELECTION OPTIONS
3.2.4
COUNTER OVERFLOW BITS (OVR1,
OVR0)
The Counter Overflow Bits may be utilized to increase
the synchronization counter range from the nominal
65,535 to 131,070 or 196,605.
The bits must be programmed during production as ‘1’s
to be utilized. OVR0 is cleared the first time the syn-
chronization counter wraps from FFFFh to 0000h.
OVR1 is cleared the second time the synchronization
counter wraps to zero. The two bits remain at ‘0’ after
all subsequent counter wraps.
3.2.5
EXTENDED SERIAL NUMBER (XSER)
The Extended Serial Number option determines
whether the serial number is 28 or 32 bits.
When configured for a 28-bit serial number, the most
significant nibble of the 32 bits reserved for the serial
number is replaced with a copy of the 4-bit button sta-
tus, Figure 3-2.
3.2.6
DISCRIMINATION VALUE (DISC)
The Discrimination Value is a 10-bit fixed value typi-
cally used by the decoder in a post-decryption check.
It may be any value, but in a typical system it will be
programmed as the 10 Least Significant bits of the
serial number.
The discrimination bits are part of the information that
form the encrypted portion of the transmission
(Figure 3-2). After the receiver has decrypted a trans-
mission, the discrimination bits are checked against
the receiver’s stored value to verify that the decryption
process was valid. If the discrimination value was pro-
grammed equal to the 10 LSb’s of the serial number
then it may merely be compared to the respective bits
of the received serial number.
3.2.7
SEED CODE WORD DATA FORMAT
The Seed Code Word transmission allows for what is
known as a secure learning function, increasing a sys-
tem’s security.
The seed code word also consists of 69 bits, but the 32
bits of code hopping data and the 28 bits of fixed data
are replaced by a 60-bit seed value that was stored
during production (Figure 3-4). Instead of using the
normal key generation inputs to create the crypt key,
this seed value is used.
Seed transmissions are either:
• permanently enabled
• permanently disabled
• temporarily enabled (limited) until the 7 Least Sig-
nificant bits of the synchronization counter wrap
from 7Fh to 00h.
The Seed Enable (SEED) and Temporary Seed Enable
(TMPSD) configuration options control the function
(Table 3-4).
Note: The CRC may be wrong when the operat-
ing voltage is near VLOW trip point. VLOW is
sampled twice each transmission, once for
the CRC calculation (DATA output is LOW)
and once when the VLOW bit is transmitted
(DATA output is HIGH). VDD varying slightly
during a transmission could lead to a differ-
ent VLOW status transmitted than that used
in the CRC calculation.
Work around:
If the CRC is incorrect,
recalculate for the opposite value of VLOW.
VLOW
Description
0VDD is above trip voltage (VLOWSEL)
1VDD is below trip voltage (VLOWSEL)
VLOWSEL
Nominal
Trip
Point
Description
0
2.2V
for 3V battery applications
1
4.4V
for 6V battery applications
CRC 1
[]
n1
+
CRC 0
[]
n
Di
n
=
CRC 0
[]
n1
+
CRC 0
[]
n
Di
n
() CRC 1
[]
n
=
CRC 1 0
,
[]
0
0
=
and
with
and Din the nth transmission bit 0 ≤ n ≤ 64



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com