数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD7761BSTZ 数据表(PDF) 65 Page - Analog Devices

部件名 AD7761BSTZ
功能描述  8-Channel, 16-Bit, Simultaneous Sampling ADC with Power Scaling, 110.8 kHz BW
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7761BSTZ 数据表(HTML) 65 Page - Analog Devices

Back Button AD7761BSTZ Datasheet HTML 61Page - Analog Devices AD7761BSTZ Datasheet HTML 62Page - Analog Devices AD7761BSTZ Datasheet HTML 63Page - Analog Devices AD7761BSTZ Datasheet HTML 64Page - Analog Devices AD7761BSTZ Datasheet HTML 65Page - Analog Devices AD7761BSTZ Datasheet HTML 66Page - Analog Devices AD7761BSTZ Datasheet HTML 67Page - Analog Devices AD7761BSTZ Datasheet HTML 68Page - Analog Devices AD7761BSTZ Datasheet HTML 69Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 76 page
background image
AD7761
Data Sheet
Rev. A | Page 64 of 75
CHANNEL MODE SELECT REGISTER
Address: 0x03, Reset: 0x00, Name: Channel Mode Select
This register selects the mapping of each ADC channel to either Channel Mode A or Channel Mode B.
Table 37. Bit Descriptions for Channel Mode Select
Bits
Bit Name
Settings
Description
Reset
Access
7
CH_7_MODE
Channel 7
0x0
RW
0
Mode A
1
Mode B
6
CH_6_MODE
Channel 6
0x0
RW
0
Mode A
1
Mode B
5
CH_5_MODE
Channel 5
0x0
RW
0
Mode A
1
Mode B
4
CH_4_MODE
Channel 4
0x0
RW
0
Mode A
1
Mode B
3
CH_3_MODE
Channel 3
0x0
RW
0
Mode A
1
Mode B
2
CH_2_MODE
Channel 2
0x0
RW
0
Mode A
1
Mode B
1
CH_1_MODE
Channel 1
0x0
RW
0
Mode A
1
Mode B
0
CH_0_MODE
Channel 0
0x0
RW
0
Mode A
1
Mode B
POWER MODE SELECT REGISTER
Address: 0x04, Reset: 0x00, Name: POWER_MODE
Table 38. Bit Descriptions for POWER_MODE
Bits
Bit Name
Settings
Description
Reset
Access
7
SLEEP_MODE
In sleep mode, many of the digital clocks are disabled and all of the ADCs are
disabled. The analog LDOs are not disabled.
0x0
RW
The AD7761 SPI is live and is available to the user. Writing to this bit brings
the AD7761 out of sleep mode again.
0
Normal operation.
1
Sleep mode.
[5:4]
POWER_MODE
Power mode. The power mode bits control the power mode setting for the
bias currents used on all ADCs on the AD7761. The user can select the
current consumption target to meet the application. The power modes of
fast, median, and low power give optimum performance when mapped to
the correct MCLK division setting. These power mode bits do not control the
MCLK division of the ADCs. See the MCLK_DIV bits for control of the division
of the MCLK input.
0x0
RW
00
Low power.
10
Median.
11
Fast.
3
LVDS_ENABLE
LVDS clock.
0x0
RW
0
LVDS input clock disabled.
1
LVDS input clock enabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com