PTH04070WAS datasheet(3/15 Pages) TI

3 / 15 page

www.ti.com

ELECTRICAL CHARACTERISTICS

PTH04070W

SLTS227 – SEPTEMBER 2004

at 25

°C free-air temperature, V

I = 5 V, VO = 3.3 V, IO = IO(Max), C1 = 47 µF, C2 = 47 µF (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Output current

TA = 85°C, natural convection airflow

Input voltage range

Over IO range

5.5

VO(tol)

Set-point voltage tolerance

TA = 25°C

±2% (1)

Temperature variation

-40

≤ T

A≤ +85°C

±0.5% V

Line regulation

Over VI range

±1

Load regulation

Over IO range

±5

Includes set-point, line, load,

Total output voltage variation

3% (1)

-40

≤ T

A≤ +85°C

VI ≥ 4.5 V

0.9

3.6

VO(adj)

Output voltage adjust range

VI < 4.5 V

0.9

VI – 1.1(2)

TA = 25°C, IO = 2 A

RSET = 475 Ω, VO = 3.3 V (2)

92%

RSET = 2.32 kΩ, VO = 2.5 V V (2)

90%

RSET = 4.87 kΩ, VO = 2 V

88%

Efficiency

RSET = 6.65 kΩ, VO = 1.8 V

87%

RSET = 11.5 kΩ, VO = 1.5 V

85%

RSET = 26.1 kΩ, VO = 1.2 V

82%

RSET = 84.5 kΩ, VO = 1 V

80%

Output voltage ripple

20 MHz bandwith

mVPP

IO(trip)

Overcurrent threshold

Reset, followed by autorecovery

C3 = 47 µF, 1 A/µs load step from 50% to

100% IOmax

Transient response

Recovery time

µs

VO over/undershoot

100

VI = increasing

2.95

UVLO

Undervoltage lockout

VI = decreasing

2.7

2.8

Input high voltage (VIH)

VI – 0.5

Open (3)

Inhibit control (pin 5)

Input low voltage (VIL)

–0.2

0.6

Input low current (IIL)

–10

µA

II(stby)

Input standby current

Pins 5 and 2 connected

Switching frequency

Over VI and IO ranges

700

kHz

External input capacitance

Ceramic type (C1)

47 (4)

µF

Ceramic type (C2)

47 (5)

200

µF

External output capacitance

Nonceramic type (C3)

47 (5)

560 (6)

Equivalent series resistance (nonceramic)

4 (7)

Ω

Per Bellcore TR-332, 50% stress,

MTBF

Calculated reliability

106 Hrs

TA = 40°C, ground benign

(1)

The set-point voltage tolerance is affected by the tolerance and stability of RSET. The stated limit is unconditionally met if RSET has a

tolerance of 1% with with 100 ppm/

°C or better temperature stability.

(2)

The minimum input voltage is 3 V or (VO + 1.1) V, whichever is greater. A 5-V input bus is recommended for output voltages higher than

2 V.

(3)

This control pin has an internal pullup to the input voltage VI. If it is left open circuit, the module operates when input power is applied. A

small low-leakage (<100 nA) MOS field effect transistor (MOSFET) is recommended for control. See the application information for

further guidance.

(4)

An external 47-µF ceramic capacitor is required across the input (VI and GND) for proper operation. Locate the capacitor close to the

module.

(5)

An external 47-µF ceramic capacitor is required across the output (VO and GND) for proper operation. Locate the capacitor close to the

module. Adding another 47 µF of electrolytic capacitance close to the load improves the response of the regulator to load transients.

(6)

This is the calculated maximum capacitance. The minimum ESR limitation often results in a lower value. See the capacitor application

information for further guidance.

(7)

This is the typical ESR for all the electrolytic (nonceramic) capacitance. Use 7 m

Ω as the minimum when calculating the total equivalent

series resistance (ESR) using the max-ESR values specified by the capacitor manufacturer.

PTH04070WAS 数据表(PDF) 3 Page - Texas Instruments

PTH04070WAS 数据表(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

数据表下载