US4881 CMOS Low Voltage High Sensitivity Latch

3901004881 Rev 1.5

24/July/01

Page 6

US4881

CMOS Low Voltage High Sensitivity Latch

Physical Characteristics

* MARKING:

1st Digit (4)

= Series (4880)

2nd Digit(1)

= Year - 2001

Last Digits (05) = Week of Year

4105

1.30

1.00

0.10

0.00

3.10

2.70

3.00

2.60

0.50

0.35

1.80

1.50

chip

0.66

0.56

0.20

MIN

0.25

0.10

2.10

1.70

0.90

0.70

*

1.55

1.45

0.95

0.85

SOT-23 Hall Plate / Chip Location

SOT-23 Package Dimensions

NOTES:

1.) Controlling dimension: mm

2.) Lead thickness after solder plating will

be 0.254 mm maximum

3.) Package dimensions exclude molding

flash

4.) The end flash shall not exceed 0.127

mm

on each side of package

5.) Tolerance is 0.254mm unless otherwise

specified

PINOUT:

Pin 1

V

DD

Pin 2

Output

Pin 3

GND

3

2

1

Bottom View of Package

U48

105

1

2

3

*

All Dimensions in millimeters

2.13

1.87

0.45

0.41

Marked

Surface

1.53

1.27

UA Hall Plate / Chip Location

1.60

1.40

Typical

4.30

3.90

2.64

2.34

0.84

0.63

3.20

2.80

1.75

1.55

0.48

0.43

0.20

0.00

0.41

0.35

1.30

1.24

2.57

2.51

Typical

Typical

0.38

Typical

(see note 3)

15.5

14.5

0.41

0.35

UA Package Dimensions

* MARKING:

Line 1:

1st digit (U)

= Supplier (Melexis)

2nd and 3rd digits (48)

= Series (4880)

Line 2:

1st digit (1)

= Year (2001)

2nd and 3rd digits(05)

= Week of Year

PINOUT:

Pin 1

V

DD

Pin 2

GND

Pin 3

Output

NOTES:

1.) Controlling dimension: mm

2.) Leads must be free of flash and

plating voids

3.) Do not bend leads within 1mm

of

lead to package interface.

4.) Package dimensions exclude

molding flash

5.) Tolerance is 0.254mm unless

otherwise specified

For the latest version of this document,

Go to our website at:

WWW.melexis.com

Or for additional information

Contact Melexis Direct:

Europe and Japan

USA and rest of the world

E-mail: sales_europe@melexis.com

E-mail: sales_usa@melexis.com

Phone: 011-32-13-670-780

Phone (603)-223-2362