数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST72324BL 数据表(PDF) 30 Page - STMicroelectronics

部件名 ST72324BL
功能描述  3V RANGE 8-BIT MCU WITH 8 TO 32K FLASH/ROM, 10-BIT ADC, 4 TIMERS, SPI, SCI INTERFACE
PDF  151 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST72324BL 数据表(HTML) 30 Page - STMicroelectronics

Back Button ST72324BL Datasheet HTML 26Page - STMicroelectronics ST72324BL Datasheet HTML 27Page - STMicroelectronics ST72324BL Datasheet HTML 28Page - STMicroelectronics ST72324BL Datasheet HTML 29Page - STMicroelectronics ST72324BL Datasheet HTML 30Page - STMicroelectronics ST72324BL Datasheet HTML 31Page - STMicroelectronics ST72324BL Datasheet HTML 32Page - STMicroelectronics ST72324BL Datasheet HTML 33Page - STMicroelectronics ST72324BL Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 151 page
background image
ST72F324L, ST72324BL
30/151
INTERRUPTS (Cont’d)
Table 8. Interrupt Mapping
Notes:
1. Valid for ROM devices. For Flash devices only a RESET or MCC/RTC interrupt can be used to wake-
up from Active Halt mode.
7.6 EXTERNAL INTERRUPTS
7.6.1 I/O Port Interrupt Sensitivity
The external interrupt sensitivity is controlled by
the IPA, IPB and ISxx bits of the EICR register
(Figure 17). This control allows to have up to 4 fully
independent external interrupt source sensitivities.
Each external interrupt source can be generated
on four (or five) different events on the pin:
Falling edge
Rising edge
Falling and rising edge
Falling edge and low level
Rising edge and high level (only for ei0 and ei2)
To guarantee correct functionality, the sensitivity
bits in the EICR register can be modified only
when the I1 and I0 bits of the CC register are both
set to 1 (level 3). This means that interrupts must
be disabled before changing sensitivity.
The pending interrupts are cleared by writing a dif-
ferent value in the ISx[1:0], IPA or IPB bits of the
EICR.
Source
Block
Description
Register
Label
Priority
Order
Exit
from
HALT
Exit
from
Active
HALT
Address
Vector
RESET
Reset
N/A
yes
yes
FFFEh-FFFFh
TRAP
Software interrupt
no
no
FFFCh-FFFDh
0
Not used
FFFAh-FFFBh
1
MCC/RTC
Main clock controller time base inter-
rupt
MCCSR
Higher
Priority
no
yes
FFF8h-FFF9h
2
ei0
External interrupt port A3..0
N/A
yes
yes1)
FFF6h-FFF7h
3
ei1
External interrupt port F2..0
yes
yes1)
FFF4h-FFF5h
4
ei2
External interrupt port B3..0
yes
yes1)
FFF2h-FFF3h
5
ei3
External interrupt port B7..4
yes
yes1)
FFF0h-FFF1h
6
Not used
FFEEh-FFEFh
7
SPI
SPI peripheral interrupts
SPICSR
yes
yes1)
FFECh-FFEDh
8
TIMER A
TIMER A peripheral interrupts
TASR
no
no
FFEAh-FFEBh
9
TIMER B
TIMER B peripheral interrupts
TBSR
no
no
FFE8h-FFE9h
10
SCI
SCI Peripheral interrupts
SCISR
Lower
Priority
no
no
FFE6h-FFE7h
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com