数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8768 数据表(PDF) 21 Page - Wolfson Microelectronics plc

部件名 WM8768
功能描述  24-bit, 192kHz 8-Channel DAC
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8768 数据表(HTML) 21 Page - Wolfson Microelectronics plc

Back Button WM8768 Datasheet HTML 17Page - Wolfson Microelectronics plc WM8768 Datasheet HTML 18Page - Wolfson Microelectronics plc WM8768 Datasheet HTML 19Page - Wolfson Microelectronics plc WM8768 Datasheet HTML 20Page - Wolfson Microelectronics plc WM8768 Datasheet HTML 21Page - Wolfson Microelectronics plc WM8768 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8768 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8768 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8768 Datasheet HTML 25Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 38 page
background image
Production Data
WM8768
w
PD Rev 4.1 March 2005
21
DAC OUTPUT CONTROL
The DAC output control word determines how the left and right inputs to the audio Interface are
applied to the left and right DACs:
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
PL[3:0]
Left
Output
Right
Output
0000
Mute
Mute
0001
Left
Mute
0010
Right
Mute
0011
(L+R)/2
Mute
0100
Mute
Left
0101
Left
Left
0110
Right
Left
0111
(L+R)/2
Left
1000
Mute
Right
1001
Left
Right
1010
Right
Right
1011
(L+R)/2
Right
1100
Mute
(L+R)/2
1101
Left
(L+R)/2
1110
Right
(L+R)/2
0000010
DAC Control
8:5
PL[3:0]
1001
1111
(L+R)/2
(L+R)/2
DAC DIGITAL AUDIO INTERFACE CONTROL REGISTER
Interface format is selected via the FMT[1:0] register bits:
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0000011
Interface Control
1:0
FMT
[1:0]
00
Interface format Select
00 : right justified mode
01: left justified mode
10: I
2S mode
11: DSP Modes A or B
In left justified, right justified or I
2S modes, the LRP register bit controls the polarity of LRCLK. If this
bit is set high, the expected polarity of LRCLK will be the opposite of that shown Figure 13, Figure 14
and Figure 15. Note that if this feature is used as a means of swapping the left and right channels, a
1 sample phase difference will be introduced. In DSP modes, the LRP register bit is used to select
between modes A and B.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
In left/right/I
2S modes:
LRCLK Polarity (normal)
0 : normal LRCLK polarity
1: inverted LRCLK polarity
0000011
Interface Control
2
LRP
0
In DSP mode:
0 : DSP mode A
1: DSP mode B



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com