| 数据搜索系统,热门电子元器件搜索 |
|
AD9857/PCB 数据表(PDF) 16 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9857/PCB 数据表(HTML) 16 Page - Analog Devices |
|
16 / 41 page ![]() AD9857 Rev. C| Page 15 of 40 MODES OF OPERATION The AD9857 has three operating modes: • Quadrature modulation mode (default) • Single-tone mode • Interpolating DAC mode Mode selection is accomplished by programming a control register via the serial port. The inverse SINC filter and output scale multiplier are available in all three modes. QUADRATURE MODULATION MODE In quadrature modulation mode, both the I and Q data paths are active. A block diagram of the AD9857 operating in the quadrature modulation mode is shown in Figure 18. In quadrature modulation mode, the PDCLK/FUD pin is an output and functions as the parallel data clock (PDCLK), which serves to synchronize the input of data to the AD9857. In this mode, the input data must be synchronized with the rising edge of PDCLK. The PDCLK operates at twice the rate of either the I or Q data path. This is due to the fact that the I and Q data must be presented to the parallel port as two 14-bit words multiplexed in time. One I word and one Q word together comprise one internal sample. Each sample is propagated along the internal data pathway in parallel fashion. The DDS core provides a quadrature (sin and cos) local oscillator signal to the quadrature modulator, where the I and Q data are multiplied by the respective phase of the carrier and summed together, to produce a quadrature-modulated data stream. All of this occurs in the digital domain, and only then is the digital data stream applied to the 14-bit DAC to become the quadrature-modulated analog output signal. 14 14-BIT DAC DAC_RSET IOUT IOUT 8 OUTPUT SCALE VALUE REFCLK REFCLK MODE CONTROL PLL LOCK CLOCK INPUT MODE AD9857 PARALLEL DATA IN (14-BIT) PDCLK/ FUD 14 INVERSE CIC FILTER INV CIC Q (4 ) CIC (2 - 63 ) FIXED INTER- POLATOR PROGRAMMABLE INTERPOLATOR QUADRATURE MODULATOR INVERSE SINC FILTER 32 TUNING WORD TIMING AND CONTROL DDS CORE CLOCK MULTIPLIER (4 – 20 ) PROFILE SELECT LOGIC CONTROL REGISTERS RESET CIC OVERFLOW SERIAL PORT I 14 PS0 PS1 POWER- DOWN LOGIC DIGITAL POWER- DOWN TxENABLE Figure 18. Quadrature Modulation Mode |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |