| 数据搜索系统,热门电子元器件搜索 |
|
AR0230CSSC12SUEAH3-GEVB 数据表(PDF) 21 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
AR0230CSSC12SUEAH3-GEVB 数据表(HTML) 21 Page - ON Semiconductor |
|
21 / 24 page ![]() AR0230CS www.onsemi.com 21 POWER−ON RESET AND STANDBY TIMING Power−Up Sequence The recommended power−up sequence for the AR0230CS is shown in Figure 11. The available power supplies (VDD_IO, VDD, VDD_SLVS, VDD_PLL, VAA, VAA_PIX) must have the separation specified below. 1. Turn on VDD_PLL power supply. 2. After 100 μs, turn on VAA and VAA_PIX power supply. 3. After 100 μs, turn on VDD_IO power supply. 4. After 100 μs, turn on VDD power supply. 5. After 100 μs, turn on VDD_SLVS power supply. 6. After the last power supply is stable, enable EXTCLK. 7. Assert RESET_BAR for at least 1ms. The parallel interface will be tri−stated during this time. 8. Wait 150000 EXTCLKs (for internal initialization into software standby. 9. Configure PLL, output, and image settings to desired values. 10. Wait 1ms for the PLL to lock. 11. Set streaming mode (R0x301a[2] = 1). Figure 11. Power Up t Hard Reset Internal Initialization Software Standby PLL Lock Streaming VDD_PLL (2.8) VAA_PIX VAA_(2.8) VDD_IO (1.8/2.8) VDD(1.8) VDD_SLVS (0.4) EXTCLK RESET_BAR tx 0 t1 t2 t3 t4 t5 t6 Table 20. POWER−UP SEQUENCE Definition Symbol Minimum Typical Maximum Unit VDD_PLL to VAA/VAA_PIX # t0 0 100 − ms VAA/VAA_PIX to VDD_IO t1 0 100 − ms VDD_IO to VDD t2 0 100 − ms VDD to VDD_SLVS t3 0 100 − ms Xtal settle time tx − 30 ! − ms Hard Reset t4 1 @ – − ms Internal Initialization t5 150000 – − EXTCLKs PLL Lock Time t6 1 – − ms 12. Xtal settling time is component−dependent, usually taking about 10 – 100 ms. 13. Hard reset time is the minimum time required after power rails are settled. In a circuit where Hard reset is held down by RC circuit, then the RC time must include the all power rail settle time and Xtal settle time. 14. It is critical that VDD_PLL is not powered up after the other power supplies. It must be powered before or at least at the same time as the others. If the case happens that VDD_PLL is powered after other supplies then sensor may have functionality issues and will experience high current draw on this supply. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |