AR0238CSSC12SUD20 datasheet(3/26 Pages) ONSEMI

3 / 26 page

AR0238

www.onsemi.com

Row Noise Correction

Black Level Correction

Test Pattern Generator

Pixel Defect Correction

Digital Gain and Pedestal

A−Law Compression

Parallel

HiSPi

12 bits

10 bits

ADC Data

Figure 1. Block Diagram of AR0238

User interaction with the sensor is through the two−wire

serial bus, which communicates with the array control,

analog signal chain, and digital signal chain. The core of the

sensor is a 2.1 Mp Active− Pixel Sensor array. The timing

and control circuitry sequences through the rows of the

array, resetting and then reading each row in turn. In the time

interval between resetting a row and reading that row, the

pixels in the row integrate incident light. The exposure is

controlled by varying the time interval between reset and

readout. Once a row has been read, the data from the

columns is sequenced through an analog signal chain

(providing offset correction and gain), and then through an

analog− to−digital converter (ADC). The output from the

ADC is a 12−bit value for each pixel in the array. The ADC

output passes through a digital processing signal chain

(which provides further data path corrections and applies

digital gain). The sensor also offers a high dynamic range

mode of operation where two images and taken using

different exposures. These images are output in from the

sensor and the ISP must combine them into one high

dynamic range image.

AR0238CSSC12SUD20 数据表(PDF) 3 Page - ON Semiconductor

AR0238CSSC12SUD20 数据表(HTML) 3 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

数据表下载