| 数据搜索系统,热门电子元器件搜索 |
|
TS4984 数据表(PDF) 6 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TS4984 数据表(HTML) 6 Page - STMicroelectronics |
|
6 / 29 page ![]() TS4984 Electrical characteristics 6/29 Table 6: Electrical characteristics for VCC = +2.6V, GND = 0V, Tamb = 25°C (unless otherwise specified) Symbol Parameter Min. Typ. Max. Unit ICC Supply Current No input signal, no load 6.2 12 mA ISTANDBY Standby Current 1 No input signal, Vstdby = GND, RL = 8Ω 10 1000 nA Voo Output Offset Voltage No input signal, RL = 8 Ω 110 mV Pout Output Power THD = 1% Max, F = 1kHz, RL = 8 Ω 200 250 mW THD + N Total Harmonic Distortion + Noise Po = 200mWrms, Av = 2, 20Hz ≤ F ≤ 20kHz, RL = 8Ω 0.1 % PSRR Power Supply Rejection Ratio2 RL = 8 Ω, Av = 2, Vripple = 200mVpp, Input Grounded F = 217Hz F = 1kHz 55 55 60 62 dB Crosstalk Channel Separation, RL = 8Ω F = 1kHz F = 20Hz to 20kHz -95 -68 dB TWU Wake-Up Time (Cb = 1µF) 125 150 ms TSTDB Standby Time (Cb = 1µF) 10 µs VSTDBH Standby Voltage Level High 1.2 V VSTDBL Standby Voltage Level Low 0.4 V ΦM Phase Margin at Unity Gain RL = 8Ω, CL = 500pF 65 Degrees GM Gain Margin RL = 8Ω, CL = 500pF 15 dB GBP Gain Bandwidth Product RL = 8Ω 1.5 MHz 1) Standby mode is activated when Vstdby is tied to Gnd 2) All PSRR data limits are guaranteed by production sampling tests Dynamic measurements - 20*log(rms(Vout)/rms(Vripple)). Vripple is the sinusoidal signal superimposed upon Vcc. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |