数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD9925BBCZ 数据表(PDF) 3 Page - Analog Devices

部件名 AD9925BBCZ
功能描述  CCD Signal Processor with Vertical Driver and Precision Timing Generator
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9925BBCZ 数据表(HTML) 3 Page - Analog Devices

  AD9925BBCZ Datasheet HTML 1Page - Analog Devices AD9925BBCZ Datasheet HTML 2Page - Analog Devices AD9925BBCZ Datasheet HTML 3Page - Analog Devices AD9925BBCZ Datasheet HTML 4Page - Analog Devices AD9925BBCZ Datasheet HTML 5Page - Analog Devices AD9925BBCZ Datasheet HTML 6Page - Analog Devices AD9925BBCZ Datasheet HTML 7Page - Analog Devices AD9925BBCZ Datasheet HTML 8Page - Analog Devices AD9925BBCZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 96 page
background image
AD9925
Rev. A | Page 3 of 96
SPECIFICATIONS
Table 1.
Parameter
Min
Typ
Max
Unit
TEMPERATURE RANGE
Operating
–25
+85
°C
Storage
–65
+150
°C
POWER SUPPLY VOLTAGES
AVDD (AFE Analog Supply)
2.7
3.0
3.6
V
TCVDD (Timing Core Analog Supply)
2.7
3.0
3.6
V
RGVDD (RG Driver)
2.7
3.0
3.6
V
HVDD (H1 to H4 Drivers)
2.7
3.0
3.6
V
DRVDD (Data Output Drivers)
2.7
3.0
3.6
V
DVDD (Digital)
2.7
3.0
3.6
V
V-DRIVER SUPPLY VOLTAGES
VDVDD (V-Driver Input Logic Supply)
2.7
3.0
3.6
V
VH1, VH2 (V-Driver High Supply for 3-Level Outputs)
10.5
15.0
16.0
V
VM1, VM2 (V-Driver Mid Supply for 3-Level and 2-Level Outputs)
–1.0
0.0
+3.0
V
VL1, VL2 (V-Driver Low Supply for 3-Level and 2-Level Outputs)
–10.0
–7.5
–6.0
V
POWER DISSIPATION—AFETG Section Only (see Figure 9 for Power Curves)
36 MHz, 3.0 V Supply, 100 pF Load on Each H1 to H4 Output, 20 pF RG Load
370
mW
Standby 1 Mode
10
mW
Standby 2 Mode
10
mW
Standby 3 Mode
1
mW
Power from HVDD Only1
130
mW
Power from RGVDD Only
10
mW
Power from AVDD Only
105
mW
Power from TCVDD Only
42
mW
Power from DVDD Only
57
mW
Power from DRVDD Only
26
mW
POWER DISSIPATION—V-Driver Section Only (VDVDD, VH, VL)
Normal Operation (VH = 15.0 V, VL = −7.5 V)2
60
mW
Standby 1 Mode2
70
mW
Standby 2 Mode2
70
mW
Standby 3 Mode2
110
mW
MAXIMUM CLOCK RATE (CLI)
36
MHz
2 The power dissipated by the V-driver circuitry depends on the logic states of the inputs as well as actual CCD operation; default dc values are used for each measure-
ment, in each mode of operation. Load conditions are described in the
section.
1 The total power dissipated by the HVDD supply may be approximated using the equation Total HVDD Power = [CLOAD × HVDD × Pixel Frequency] × HVDD.
Reducing the H-loading and/or using a lower HVDD supply will reduce the power dissipation. CLOAD is the total capacitance seen by all H-outputs.
Vertical Driver Specifications



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com