| 制造商 | 部件名 | 数据表 | 功能描述 |
Texas Instruments |
74LS74A
|
699Kb/18P |
DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
|
List of Unclassifed Man... |
74LS74A
|
264Kb/2P |
54LS74A
|
Motorola, Inc |
74LS73
|
73Kb/3P |
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
|
Texas Instruments |
74LS73
|
206Kb/13P |
DUAL J-K FLIP-FLOPS WITH CLEAR
|
Fairchild Semiconductor |
74LS73
|
53Kb/5P |
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
|
Hitachi Semiconductor |
74LS73
|
66Kb/6P |
Dual J-K Flip-Flops(with Clear)
|
Texas Instruments |
74LS73A
|
206Kb/13P |
DUAL J-K FLIP-FLOPS WITH CLEAR
|
Fairchild Semiconductor |
74LS73A
|
53Kb/5P |
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
|
Hitachi Semiconductor |
74LS73A
|
66Kb/6P |
Dual J-K Flip-Flops(with Clear)
|
List of Unclassifed Man... |
74LS73N
|
137Kb/5P |
Dual JK Fllp-Flop Product Specification
December 4, 1985 |
Motorola, Inc |
74LS74
|
73Kb/3P |
DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP
|
ON Semiconductor |
74LS74
|
102Kb/8P |
LOW POWER SCHOTTKY
December, 1999 ??Rev. 6 |
Fairchild Semiconductor |
74LS74
|
67Kb/6P |
Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs
|
Hitachi Semiconductor |
74LS74
|
69Kb/6P |
Dual D-type Positive Edge-triggered Flip-Flops(With Preset and Clear)
|
SYC Electronica |
74LS74
|
240Kb/6P |
Dual D-Type Positive Edge - Triggered Flip-Flop
|
Motorola, Inc |
74LS75
|
98Kb/4P |
4-BIT D LATCH
|
Texas Instruments |
74LS75
|
229Kb/6P |
4-BIT BISTABLE LATCHES
|
Fairchild Semiconductor |
74LS75
|
49Kb/5P |
Quad Latch
|
Hitachi Semiconductor |
74LS75
|
66Kb/6P |
Quadruple Bistable Latches
|
Chinese ▼ 
English
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
