| 数据搜索系统,热门电子元器件搜索 |
|
DSP56166ROM 数据表(PDF) 35 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56166ROM 数据表(HTML) 35 Page - Motorola, Inc |
|
35 / 63 page ![]() PRELIMINARY - 6/15/93 25 DSP56166 Technical Data Sheet MOTOROLA AC Electrical Characteristics External Bus Asynchronous Timing VCC = 5.0 Vdc +/- 10%, TJ = -40 to +125˚ C, CL = 50 pF + 1 TTL Load. cyc = Clock cycle = 1/2 instruction cycle = 2 T cycles WS = Number of Wait States, Determined by BCR Register (WS = 0 to 31) WT = WS*cyc=2T*WS Num Characteristic 60MHz Unit Min Max 52 WR and RD Deassertion High to BS Assertion Low (2 Successive Bus Cycles) TBD TBD ns 53 Address Valid to WR Assertion TBD TBD ns 54 WR Width Assertion WS=0 WS>0 TBD — — ns 55 WR Deassertion to R/W, Address Invalid TBD — ns 56 WR Assertion to D0-D15 Out Valid TBD TBD ns 57 Data Out Hold Time from WR Deassertion TBD TBD ns 58 Data Out Set up Time to WR WS=0 Deassertion WS>0 TBD — — ns 59 RD Deassertion to Adress not valid TBD — ns 60 Address valid to RD Deassertion TBD — ns 61 Input data hold to RD Deassertion TBD — ns 62 RD Assertion width WS=0 WS>0 TBD — — ns 63 Address valid to input data valid WS=0 WS>0 — — TBD ns 64 Address valid to RD Assertion TBD ns 65 RD Assertion to input data valid WS=0 WS>0 — — TBD ns 66 WR Deassertion to RD Assertion TBD — ns 67 RD Deassertion to RD Assertion TBD — ns 68 WR Deassertion to WR Assertion TBD — ns 69 RD Deassertion toWR Assertion TBD — ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |