AD9874EB datasheet(13/40 Pages) AD

13 / 40 page

REV. 0

AD9874

–13–

Address

Bit

(Hex)

Breakdown

Width

Default Value

Name

Description

CLOCK SYNTHESIZER

0x10

(5:0)

CKR(13:8)

Reference Frequency Divisor (6 MSBs of a 14-Bit Word)

0x11

(7:0)

0x38

CKR(7:0)

Reference Frequency Divisor (8 LSBs of a 14-Bit Word)

Default Yields 300 kHz from fREF =16.8 MHz; Min = 3, Max = 16383.

0x12

(4:0)

0x00

CKN(12:8)

Synthesized Frequency Divisor (5 MSBs of a 13-Bit Word)

0x13

(7:0)

0x3C

CKN(7:0)

Synthesized Frequency Divisor (8 LSBs of a 13-Bit Word)

Default Yields 300 kHz from fCLK = 18 MHz; Min = 3, Max = 8191

0x14

(6)

CKF

Enable Fast Acquire

(5)

CKINV

Invert Charge Pump (0 = Source Current to Increase VCO Frequency)

(4:2)

CKI

Charge Pump Current in Normal Operation. IPUMP = (CKI + 1)

× 0.625 mA

(1:0)

CKTM

Manual Control of CLK Charge Pump (0 = Off, 1 = Up, 2 = Down, 3 = Normal)

0x15

(5:0)

0x0

CKFA(13:8)

CK Fast Acquire Time Unit (6 MSBs of a 14-Bit Word)

0x16

(7:0)

0x04

CKFA(7:0)

CK Fast Acquire Time Unit (8 LSBs of a 14-Bit Word)

SSI CONTROL

0x18

(7:0)

0x12

SSICRA

SSI Control Register A. See Table III. (Default is FS and CLKOUT Three-Stated)

0x19

(7:0)

0x07

SSICRB

SSI Control Register B. See Table III. (16-bit data, maximum drive strength)

0x1A

(3:0)

SSIORD

Output Rate Divisor. fCLKOUT = fCLK/SSIORD

ADC TUNING

0x1C

(1)

TUNE_LC

Perform Tuning on the LC Portion of the ADC (Cleared When Done)

(0)

TUNE_RC

Perform Tuning on the RC Portion of the ADC (Cleared When Done)

0x1D

(2:0)

CAPL1(2:0)

Coarse Capacitance Setting for LC Tank (LSB is 25 pF, Differential)

0x1E

(5:0)

0x00

CAPL0(5:0)

Fine Capacitance Setting for LC Tank (LSB is 0.4 pF, Differential)

0x1F

(7:0)

0x00

CAPR

Capacitance Setting for RC Resonator (64 LSBs of Fixed Capacitance)

TEST REGISTERS AND SPI PORT READ ENABLE

0x37–0x39

(7:0)

0x00

TEST

Factory Test Mode. Do not use.

0x3A

(7:4, 2:0)

0x0

TEST

Factory Test Mode. Do not use.

(3)

SPIREN

Enable Read from SPI Port

0x3B

(7:4, 2:0)

0x0

TEST

Factory Test Mode. Do not use.

(3)

TRI

Three-state DOUTB

0x3C–0x3E

(7:0)

0x00

TEST

Factory Test Mode. Do not use.

0x3F

(7:0)

Subject to Change

Revision ID (Read-Only); A write of 0x99 to this register is equivalent to a power-on reset.

Table I. SPI Address Map (continued)

AD9874EB 数据表(PDF) 13 Page - Analog Devices

AD9874EB 数据表(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

数据表下载

链接网址

AD9874EB 数据表(PDF) 13 Page - Analog Devices

AD9874EB 数据表(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

数据表 下载

链接网址

数据表下载