PC755 datasheet(3/50 Pages) ATMEL

3 / 50 page

PC755/745

2138D–HIREL–06/03

General Parameters

The following list provides a summary of the general parameters of the PC755:

Features

This section summarizes features of the PC755’s implementation of the PowerPC archi-

tecture. Major features of the PC755 are as follows:

•

Branch Processing Unit

–

Four instructions fetched per clock

–

One branch processed per cycle (plus resolving 2 speculations)

–

Up to 1 speculative stream in execution, 1 additional speculative stream in

fetch

–

512-entry branch history table (BHT) for dynamic prediction

–

64-entry, 4-way set associative Branch Target Instruction Cache (BTIC) for

eliminating branch delay slots

•

Dispatch Unit

–

Full hardware detection of dependencies (resolved in the execution units)

–

Dispatch two instructions to six independent units (system, branch,

load/store, fixed-point unit 1, fixed-point unit 2, floating-point)

–

Serialization control (predispatch, postdispatch, execution serialization)

•

Decode

–

Forwarding control

–

Partial instruction decode

•

Completion

–

6 entry completion buffer

–

Instruction tracking and peak completion of two instructions per cycle

–

Completion of instructions in program order while supporting out-of-order

instruction execution, completion serialization and all instruction flow

changes

•

Fixed Point Units (FXUs) that share 32 GPRs for Integer Operands

–

Fixed Point Unit 1 (FXU1)-multiply, divide, shift, rotate, arithmetic, logical

–

Fixed Point Unit 2 (FXU2)-shift, rotate, arithmetic, logical

Technology

0.22 µm CMOS, six-layer metal

Die size

6.61 mm x 7.73 mm (51 mm

Transistor count

6.75 million

Logic design

Fully-static Packages

PC745

Surface mount 255 Plastic Ball Grid Array (PBGA)

PC755

Surface mount 360 Plastic Ball Grid Array (PBGA)

Surface mount 360 Ceramic Ball Grid Array (CI-CGA, CBGA,

HiTCE)

Core power supply

2V ± 100 mV DC (nominal; some parts support core voltages

down to 1.8V; see Table 5 for recommended operating

conditions)

I/O power supply

2.5V ± 100 mV DC or 3.3V ± 165 mV DC (input thresholds are

configuration pin selectable)

PC755 数据表(PDF) 3 Page - ATMEL Corporation

PC755 数据表(HTML) 3 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表下载