数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM29PL320DB60RWPI 数据表(PDF) 21 Page - SPANSION

部件名 AM29PL320DB60RWPI
功能描述  32 Megabit (2 M x 16-Bit/1 M x 32-Bit) CMOS 3.0 Volt-only High Performance Page Mode Flash Memory
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SPANSION [SPANSION]
网页  http://www.spansion.com
标志 SPANSION - SPANSION

AM29PL320DB60RWPI 数据表(HTML) 21 Page - SPANSION

Back Button AM29PL320DB60RWPI Datasheet HTML 17Page - SPANSION AM29PL320DB60RWPI Datasheet HTML 18Page - SPANSION AM29PL320DB60RWPI Datasheet HTML 19Page - SPANSION AM29PL320DB60RWPI Datasheet HTML 20Page - SPANSION AM29PL320DB60RWPI Datasheet HTML 21Page - SPANSION AM29PL320DB60RWPI Datasheet HTML 22Page - SPANSION AM29PL320DB60RWPI Datasheet HTML 23Page - SPANSION AM29PL320DB60RWPI Datasheet HTML 24Page - SPANSION AM29PL320DB60RWPI Datasheet HTML 25Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 50 page
background image
October 2, 2003
Am29PL320D
19
Figure 1.
SecSi Sector Protect Verify
Write Protect (WP#)
The Write Protect function provides a hardware
method of protecting certain boot sectors without
using VID.
If the system asserts VIL on the WP# input, the device
disables program and erase functions in Sector 0 (for
bottom boot) or Sector 18 (for top boot) independently
of whether those sectors were protected or unpro-
tected using the method described in “Sector Protec-
tion/Unprotection”.
If the system asserts VIH on the WP# input, the device
reverts to whether Sector 0 or 18 was last set to be
protected or unprotected. That is, sector protection or
unprotection for that sector depends on whether they
were last protected or unprotected using the method
described in “Sector Protection/Unprotection”.
Note that the WP# input must not be left floating or un-
connected; inconsistent behavior of the device may re-
sult.
Hardware Data Protection
The command sequence requirement of unlock cycles
for programming or erasing provides data protection
against inadvertent writes (refer to Table 13 for com-
mand definitions). In addition, the following hardware
data protection measures prevent accidental erasure
or programming, which might otherwise be caused by
spurious system level signals during VCC power-up
and power-down transitions, or from system noise.
Low VCC Write Inhibit
When VCC is less than VLKO, the device does not ac-
cept any write cycles. This protects data during VCC
power-up and power-down. The command register
and all internal program/erase circuits are disabled,
and the device resets. Subsequent writes are ignored
until VCC is greater than VLKO. The system must pro-
vide the proper signals to the control inputs to prevent
unintentional writes when VCC is greater than VLKO.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE#, CE# or
WE# do not initiate a write cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of OE# =
VIL, CE# = VIH or WE# = VIH. To initiate a write cycle,
CE# and WE# must be a logical zero while OE# is a
logical one.
Power-Up Write Inhibit
If WE# = CE# = VIL and OE# = VIH during power up,
the device does not accept commands on the rising
edge of WE#. The internal state machine is automati-
cally reset to reading array data on power-up.
COMMAND DEFINITIONS
Writing specific address and data commands or se-
quences into the command register initiates device
operations. Table 13 defines the valid register com-
mand sequences.
Note that writing incorrect address
and data values or writing them in the improper se-
quence may place the device in an unknown state. A
reset command is required to return the device to nor-
mal operation.
All addresses are latched on the falling edge of WE# or
CE#, whichever happens later. All data is latched on
the rising edge of WE# or CE#, whichever happens
first. Refer to the appropriate timing diagrams in the
“AC Characteristics” section.
Reading Array Data
The device is automatically set to reading array data
after device power-up. No commands are required to
retrieve data. The device is also ready to read array
data after completing an Embedded Program or Em-
bedded Erase algorithm.
After the device accepts an Erase Suspend command,
the device enters the Erase Suspend mode. The sys-
tem can read array data using the standard read
timings, except that if it reads at an address within
erase-suspended sectors, the device outputs status
data. After completing a programming operation in the
Write 60h to
any address
Write 40h to SecSi
Sector address
with A6 = 0,
A1 = 1, A0 = 0
START
RESET# =
VIH or VID
Wait 1
µs
Read from SecSi
Sector address
with A6 = 0,
A1 = 1, A0 = 0
If data = 00h,
SecSi Sector is
unprotected.
If data = 01h,
SecSi Sector is
protected.
Remove VIH or VID
from RESET#
Write reset
command
SecSi Sector
Protect Verify
complete



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com