TLE5012B datasheet(44/50 Pages) INFINEON

44 / 50 page

TLE5012B

Specification

Data Sheet

Rev. 2.0, 2014-02

Figure 4-21 ADC test vectors

4.6

Supply Monitoring

The internal voltage nodes of the TLE5012B are monitored by a set of comparators in order to ensure error-free

operation. An over- or undervoltage condition must be active at least 256 periods of the digital clock to set the

corresponding error bits in the Status register. This works as digital spike suppression.

Over- or undervoltage errors trigger the S_VR bit of Status register. This error condition is signaled via the in the

Safety Word of the SSC protocol, the status nibble of the SPC interface or the lower diagnostic range of the PWM

interface.

110

-21700

111

-32768

1) Not allowed to use

Table 4-26 Test comparator threshold voltages

Parameter

Symbol

Values

Unit

Note / Test Condition

Min.

Typ.

Max.

Overvoltage detection

VOVG

2.80

1) Not subject to production test - verified by design/characterization

VOVA

2.80

VOVD

2.80

VDD overvoltage

VDDOV

6.05

VDD undervoltage

VDDUV

2.70

GND - off voltage

VGNDoff

-0.55

VDD - off voltage

VVDDoff

0.55

Spike filter delay

tDEL

μs

Table 4-25 ADC test vectors (cont’d)

X/Y values (decimal)

Min.

Typ.

Max.

ADCTV_X

ADCTV_Y

122.1%

100.0%

70%

141.4%

TLE5012B 数据表(PDF) 44 Page - Infineon Technologies AG

TLE5012B 数据表(HTML) 44 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表下载

链接网址

TLE5012B 数据表(PDF) 44 Page - Infineon Technologies AG

TLE5012B 数据表(HTML) 44 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表 下载

链接网址

数据表下载