STV-DCASLASHCIF-E01 datasheet(35/60 Pages) STMICROELECTRONICS

35 / 60 page

STV0680A + VV6444/6410/6500

Digital Camera Chipset; Customer Datasheet, Rev 3.0, March 2000

PRELIMINARY

CDSTV0680F-C

Commercial in confidence

STV0680F_contents.fm

RESET

Input (S)

Active (LOW) STV0680A reset

System Memory (SDRAM) Interface

DQMU

Output

Data input/output mask for dram_DQ[15:8]

2mA (SL)

DCLK

Output

Clock: all SDRAM input signals are sampled on the positive

edge

4mA

CKE

Output

Clock enable: activates (HIGH) and deactivates (LOW) the

SDRAM CLK signal

2mA (SL)

AD11

Output

SDRAM address A11 for 64M SDRAM or BA for 16M

SDRAM

2mA (SL)

AD9

Output

SDRAM address A9

2mA (SL)

AD8

Output

SDRAM address A8

2mA (SL)

AD7

Output

SDRAM address A7

2mA (SL)

AD6

Output

SDRAM address A6

2mA (SL)

AD5

Output

SDRAM address A5

2mA (SL)

AD4

Output

SDRAM address A4

2mA (SL)

AD3

Output

SDRAM address A3

2mA (SL)

AD2

Output

SDRAM address A2

2mA (SL)

AD1

Output

SDRAM address A1

2mA (SL)

AD0

Output

SDRAM address A0

2mA (SL)

AD10

Output

SDRAM address A10

2mA (SL)

AD12

Output

SDRAM address A12, BA0 for 64M SDRAM, unused on 16M

2mA (SL)

AD13

Output

SDRAM address A13, BA1 for 64M SDRAM, unused on 16M

2mA (SL)

Output, active low

Chip select: enables (registered LOW) and disables (regis-

tered HIGH) the SDRAM command decoder.

2mA (SL)

RAS

Output, active low

SDRAM row address strobe command

2mA (SL)

CAS

Output, active low

SDRAM column address strobe command

2mA (SL)

Output, active low

SDRAM write enable command

2mA (SL)

DQML

Output

Data input/output mask for dram_DQ[7:0]

2mA (SL)

DQ7

Input/Output

SDRAM Data Bus

2mA (SL)

DQ6

Input/Output

SDRAM Data Bus

2mA (SL)

DQ5

Input/Output

SDRAM Data Bus

2mA (SL)

DQ4

Input/Output

SDRAM Data Bus

2mA (SL)

DQ3

Input/Output

SDRAM Data Bus

2mA (SL)

DQ2

Input/Output

SDRAM Data Bus

2mA (SL)

DQ1

Input/Output

SDRAM Data Bus

2mA (SL)

100

DQ0

Input/Output

SDRAM Data Bus

2mA (SL)

DQ15

Input/Output

SDRAM Data Bus

2mA (SL)

DQ14

Input/Output

SDRAM Data Bus

2mA (SL)

DQ13

Input/Output

SDRAM Data Bus

2mA (SL)

Pin no.

Signal

Type

Description

drive

STV-DCA/CIF-E01 数据表(PDF) 35 Page - STMicroelectronics

STV-DCA/CIF-E01 数据表(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载

链接网址

STV-DCA/CIF-E01 数据表(PDF) 35 Page - STMicroelectronics

STV-DCA/CIF-E01 数据表(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表 下载

链接网址

数据表下载