| 数据搜索系统,热门电子元器件搜索 |
|
HIP1012ACB 数据表(PDF) 12 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HIP1012ACB 数据表(HTML) 12 Page - Renesas Technology Corp |
|
12 / 15 page ![]() HIP1012A FN4419 Rev 6.00 Page 12 of 15 March 2004 TABLE 5. HIP1012EVAL1 BOARD COMPONENT LISTING COMPONENT DESIGNATOR COMPONENT NAME COMPONENT DESCRIPTION GENERIC BOARD U1 HIP1012CB or HIP1012ACB Intersil Corporation, Dual Power Controller Q1, Q2 RF1K49156, Si4404DY N-Channel MOSFET in 8 SOIC or equivalent replacement QxB and QxC NOT POPULATED Mounting areas for additional 8 SOIC , DPAK or D2PAK packaged MOSFETs R1 5V Sense Resistor 100m 1Metal Strip current sensing resistor R2 3.3V/12V Sense Resistor 20m 1Metal Strip current sensing resistor R3, R4 Loop compensation Resistors 20 , Resistor in series with gate capacitor. This RC may be necessary to provide current loop stability. Keep resistor < 50 . R5 Current Limit Set Resistor 10k , Current limit = ~10A x (RILIM/ RSENSE). R* Isolation resistor (not provided, see Decoupling Concerns in Critical Items section) Add resistor (<50 ) to isolate VDD from load transients if necessary to eliminate random VDD low reset. Cut short to install. C3, C4 Gate Timing Capacitors 0.01 F, 10A charging I source provides slow ramp on of N-Channel MOSFETs C1 Charge Pump Capacitor 0.1 F, Charge Pump Capacitor necessary for +12V and +5V operation. C2 Time-out Set Capacitor 0.047 F, Provides ~9ms of time-out period prior to latch off during which IOC can be resolved. The duration of current limit time-out (in seconds) = 200k x CTIM (Farads). C5 Vdd decoupling capacitor 0.1 F, Provides VDD decoupling JP1 JP2 JP3 JP4 Jumper to configure PWRON2 Jumper to configure VDD Jumper to configure Charge Pump Cap Jumper to configure PWRON1 See Table 3 for jumper configuration descriptions LED1 Pgood indicator Lit indicates a fault condition W1 NOT PROVIDED Tie point for dedicated +12V HIP1012 supply, use in default configuration TP1 - TP14 Test Points for HIP1012 pin 1 to pin 14 P1 - P2 Edge connector fingers Modify edge connector finger lengths for power sequencing LOAD BOARD SW11 and RL1 5V high load (7 ) Switch and load resistor pair to invoke high current load on 5V SW12 and RL2 5V low load (10 ) Switch and load resistor pair to invoke low current load on 5V SW13 and RL3 3.3V high load (0.8 ) Switch and load resistor pair to invoke high current load on 3.3V SW14 and RL4 3.3V low load (1.6 ) Switch and load resistor pair to invoke low current load on 3.3V LED2, LED3 Load “HOT” indicators Lit indicates N-Channel MOSFETs are on and loads are HOT BUS BOARD Bus interconnect board |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |