L8202

6/15

Table 6. SPI Bit Definition

BIT #

Symbol

RESET

VALUE

DESCRIPTION

0

STAND_BY

1

A Logic “1” inhibits OpAmps and Motors, and puts the L8202 into a lower power

state.

Chip must power up with Stand By Mode active.

VDD regulators operate independently from Stand By Mode.

1

VDD_EN

0

A logic "1" enables the VDD regulator. Chip must power up with the VDD

regulators inactive.

2

MDC1_D

0

Controls the direction of current flow through the DC motor windings. A high level

causes current to flow from DC1A(source) to DC1B(sink).

3

MDC2_D

0

Controls the direction of current flow through the DC motor windings. A high level

causes current to flow from DC2A(source) to DC2B(sink).

4

VSW_EN

1

A high level causes the 5V switch turn on. Chip must power up with the 5V switch

closed.

5

ODD 1

0

Controls Open Drain Driver. A high level causes Open Drain Driver Turn On.

6

ODD 2

0

Controls Open Drain Driver. A high level causes Open Drain Driver Turn On.

7

ODD 3

0

Controls Open Drain Driver. A high level causes Open Drain Driver Turn On.

8

ODD 4

0

Controls Open Drain Driver. A high level causes Open Drain Driver Turn On.

9

ODD 5

0

Controls Open Drain Driver. A high level causes Open Drain Driver Turn On.

10

ODD 6

0

Controls Open Drain Driver. A high level causes Open Drain Driver Turn On.

11

SEL_MTR

0

Selection of motor type. A high level selects DC motor. A logic 0 level selects

Step motor.

12

I1_PH_B

1

This input and I0_PH_B select the output of three comparators to set the current

level. Current also depends on the sensing resistor and reference voltage.

13

I0_PH_B

1

See I1_PH_B

14

D_PH_B

0

This TTL-compatible logic input sets the direction of current flow through the

load. A high level causs current to flow from OUT A (source) to OUT B(sink). A

Schmitt triger on this input provides good noise immunity and a delay circuit

prevents output stage short circuits during switching.

15

I1_PH_A

1

This input and I0_PH_A select the output of three comparators to set the current

level. Current also depends on the sensing resistor and reference voltage.

16

I0_PH_A

1

See I1_PH_A

17

D_PH_A

0

See D_PH_B

18

Test

0

A high level forces the device to enter in Test Mode.