AS39513 datasheet(97/108 Pages) AMSCO

97 / 108 page

ams Datasheet

Page 97

[v1-10] 2018-Apr-25

Document Feedback

AS39513 − Detailed Description

Where the timing parameters are as follows:

Figure 56:

Timing Parameters, VBAT = 3V or 1.5V (unless otherwise noted)

Note(s):

1. When the digital interface was not already in SPI mode.

2. When the digital interface has been locked into SPI mode.

3. tSC reduces to 0.4μs @ VBAT=3V

The write command initiates a write with the falling edge of CE.

If the interface is locked in SPI mode, the write processing status

is indicated by a pulse on DOUT. This timing detail is shown

below.

Figure 57:

Write Command Timing Detail

Symbol

Description

Min

Max

Unit

tSC

CE to first SCLK rising edge setup time (1)

150

μs

tSC

CE to first SCLK rising edge setup time, VBAT = 1.5V(2)

2.0(3)

μs

tOG

DOUT valid time

tCH

SCLK high period

tCL

SCLK low period

tDS

DIN data setup time

tDH

DIN data hold time

SCLK

DIN

DOUT

tWE

tWS

AS39513 数据表(PDF) 97 Page - ams AG

AS39513 数据表(HTML) 97 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载