DS92001TM datasheet(4/12 Pages) NSC

4 / 12 page

AC Electrical Characteristics (Continued)

Over recommended operating supply and temperature ranges unless otherwise specified. (Note 3)

Symbol

Parameter

Conditions

Min

Typ

Max

Units

LVDS OUTPUT AC SPECIFICATIONS (OUT)

LHT

Rise Time (Notes 5, 10)

20% to 80% points

L =50

Ω or 27Ω,C

L = 15pF

Figure 3 and Figure 5

0.350

0.6

1.0

HLT

Fall Time (Notes 5, 10)

80% to 20% points

0.350

0.6

1.0

PHZ

Disable Time (Active High to Z) R

L =50

Ω,C

L = 15pF

PLZ

Disable Time (Active Low to Z)

Figure 6 and Figure 7

325

PZH

Enable Time (Z to Active High)

100

120

PZL

Enable Time (Z to Active Low)

100

120

LVDS Data Jitter, Deterministic

(Peak-to-Peak) (Note 9)

ID = 300mV; PRBS = 2

23 − 1 data; V

CM = 1.2V at

400Mbps (NRZ)

LVDS Clock Jitter, Random

(Note 9)

ID = 300mV; VCM = 1.2V at 200MHz clock

MAX

Maximum guaranteed

frequency

(Note 11)

ID = 200mV, VCM = 1.2V

200

300

MHz

LVCMOS/LVTTL AC SPECIFICATIONS (LOS)

PHLLOS

LVTTL Propagation Delay High

to Low (Note 5)

CL = 10pF, IN− = 1V, 1V

≤ IN+ ≤ 1.3V,

Freq. = 10MHz, 50% Duty Cycle

Figures 8, 9

PLHLOS

LVTTL Propagation Delay Low

to High (Note 5)

LHLOS

Rise Time

20% to 80% (Note 5)

123

HLLOS

Fall Time

80% to 20% (Note 5)

1.3

Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device

should be operated at these limits. The table of “Electrical Characteristics” specifies conditions of device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except VID,VOD,VTH,

VTL, and ∆VOD.VOD has a value and direction. Positive direction means OUT+ is a more positive voltage than OUT−.

Note 3: All typical are given for VCC = +3.3V and TA = +25˚C, unless otherwise stated.

Note 4: Output short circuit current (IOS) is specified as magnitude only, minus sign indicates direction only.

Note 5: The parameters are guaranteed by design. The limits are based on statistical analysis of the device performance over the PVT (process, voltage and

temperature) range.

Note 6: tSKD1,|tPLHD −tPHLD|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of

the same channel (a measure of duty cycle).

Note 7: tSKD3, Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification

applies to devices at the same VCC and within 5˚C of each other within the operating temperature range. This parameter guaranteed by design and characterization.

Note 8: tSKD4, Part to Part Skew, is the differential channel-to- channel skew of any event between devices. This specification applies to devices over recommended

operating temperature and voltage ranges, and across process distribution. tSKD4 is defined as |Max − Min| differential propagation delay.

Note 9: The parameters are guaranteed by design. The limits are based on statistical analysis of the device performance over the PVT range with the following test

equipment setup: Agilent 86130A used as stimulus, 5 feet of RG142B cable with DUT test board and Agilent 86100A (digital scope mainframe) with Agilent 86122A

(20GHz scope module). Data input jitter pk to pk = 22 picoseconds; Clock input jitter = 24 picoseconds; tDJ measured 100 picoseconds, tRJ measured 60

picoseconds.

Note 10: Propagation delay, rise and fall times are guaranteed by design and characterization to 200MHz. Generator for these tests: 50MHz

≤ f ≤ 200MHz, Zo =

Ω,tr, tf ≤ 0.5ns. Generator used was HP8130A (300MHz capability).

Note 11: fMAX test: Generator (HP8133A or equivalent), Input duty cycle = 50%. Output criteria: VOD ≥ 200mV, Duty Cycle better than 45/55%. This specification

is guaranteed by design and characterization. A minimum is specified, which means that the device will operate to specified conditions from DC to the minimum

guaranteed AC frequency. The typical value is always greater than the minimum guarantee.

DS92001TM 数据表(PDF) 4 Page - National Semiconductor (TI)

DS92001TM 数据表(HTML) 4 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

数据表下载