数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TAS5000PFB 数据表(PDF) 18 Page - Texas Instruments

部件名 TAS5000PFB
功能描述  DIGITAL AUDIO PWM PROCESSOR
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TAS5000PFB 数据表(HTML) 18 Page - Texas Instruments

Back Button TAS5000PFB Datasheet HTML 14Page - Texas Instruments TAS5000PFB Datasheet HTML 15Page - Texas Instruments TAS5000PFB Datasheet HTML 16Page - Texas Instruments TAS5000PFB Datasheet HTML 17Page - Texas Instruments TAS5000PFB Datasheet HTML 18Page - Texas Instruments TAS5000PFB Datasheet HTML 19Page - Texas Instruments TAS5000PFB Datasheet HTML 20Page - Texas Instruments TAS5000PFB Datasheet HTML 21Page - Texas Instruments TAS5000PFB Datasheet HTML 22Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 24 page
background image
3–2
3.3
Electrical Characteristics
3.3.1
Static Digital Specifications
(TA = 25°C; DVDD1 = DVDD2 = DVDD3_L = DVDD3_R = 3.3 V ±10%, AVDD1 = AVDD2 = 3.3 V ±10%)
MIN
MAX
UNIT
VIH
High-level input voltage
2
DVDD1
V
VIL
Low-level input voltage
0
0.8
V
VOH
High-level output voltage, (IO = –1 mA)
2.4
V
VOL
Low-level output voltage, (IO = 4 mA)
0.4
V
Input leakage current
–10
10
µA
3.3.2
Digital Interpolation Filter and PWM Modulator
(TA = 25°C; DVDD1 = DVDD2 = DVDD3_L = DVDD3_R = 3.3 V ±10%, AVDD1 = AVDD2 = 3.3 V ±10%, Fs = 44.1 kHz)
All the terms characterized by frequency will scale with the normal mode sampling frequency, Fs.
MIN
TYP
MAX
UNIT
Pass band
0
20
kHz
Pass band ripple
±0.012
dB
Stop band
24.1
kHz
Stop band attenuation (24.1 kHz to 152.3 kHz)
50
dB
Group delay
700
µS
PWM modulation index (gain)
0.93
3.3.3
TAS5000/TAS5100 System Performance Measured at the Speaker Terminals
Reference section 4.4 in the TAS5100 Data Manual
3.4
Switching Characteristics
3.4.1
Serial Audio Ports Slave Mode
(TA = 25°C, DVDD1 = DVDD2 = DVDD3_L = DVDD3_R = AVDD1 = AVDD2 = 3.3 V ±10%)
PARAMETER
MIN
TYP
MAX
UNIT
f(SCLK)
SCLK frequency
6.144
MHz
tsu(SDIN)
SDIN setup time before SCLK rising edge
20
ns
th(SDIN)
SDIN hold time from SCLK rising edge
10
ns
F(LRCLK)
LRCLK frequency
44.1
48
96
kHz
MCLK duty cycle
50%
SCLK duty cycle
50%
LRCLK duty cycle
50%
tsu(LRCLK)
LRCLK edge setup before SCLK rising edge
20
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com