TMS320F28069MPZPQ datasheet(85/182 Pages) TI1

85 / 182 page

TMS320F28069, TMS320F28068, TMS320F28067, TMS320F28066

TMS320F28065, TMS320F28064, TMS320F28063, TMS320F28062

www.ti.com

SPRS698G – NOVEMBER 2010 – REVISED MAY 2018

Submit Documentation Feedback

Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065

TMS320F28064 TMS320F28063 TMS320F28062

Detailed Description

6.9

Peripherals

6.9.1

CLA Overview

The CLA extends the capabilities of the C28x CPU by adding parallel processing. Time-critical control

loops serviced by the CLA can achieve low ADC sample to output delay. Thus, the CLA enables faster

system response and higher frequency control loops. Using the CLA for time-critical tasks frees the main

CPU to perform other system and communication functions concurently. A list of major features of the

CLA follows.

•

Clocked at the same rate as the main CPU (SYSCLKOUT)

•

An independent architecture allowing CLA algorithm execution independent of the main C28x CPU

–

Complete bus architecture:

•

Program address bus and program data bus

•

Data address bus, data read bus, and data write bus

–

Independent eight-stage pipeline

–

12-bit program counter (MPC)

–

Four 32-bit result registers (MR0 to MR3)

–

Two 16-bit auxillary registers (MAR0, MAR1)

–

Status register (MSTF)

•

Instruction set includes:

–

IEEE single-precision (32-bit) floating-point math operations

–

Floating-point math with parallel load or store

–

Floating-point multiply with parallel add or subtract

–

1/X and 1/sqrt(X) estimations

–

Data type conversions

–

Conditional branch and call

–

Data load and store operations

•

The CLA program code can consist of up to eight tasks or ISRs.

–

The start address of each task is specified by the MVECT registers.

–

No limit on task size as long as the tasks fit within the CLA program memory space.

–

One task at a time is serviced to completion. Tasks are not nested.

–

Upon task completion, a task-specific interrupt is flagged within the PIE.

–

When a task finishes, the next highest-priority pending task is automatically started.

•

Task trigger mechanisms:

–

C28x CPU through the IACK instruction

–

Task1 to Task7: the corresponding ADC, ePWM, eQEP, or eCAP module interrupt. For example:

•

Task1: ADCINT1 or EPWM1_INT

•

Task2: ADCINT2 or EPWM2_INT

•

Task4: ADCINT4 or EPWM4_INT or EQEPx_INT or ECAPx_INT

•

Task7: ADCINT7 or EPWM7_INT or EQEPx_INT or ECAPx_INT

–

Task8: ADCINT8 or by CPU Timer 0 or EQEPx_INT or ECAPx_INT.

•

Memory and Shared Peripherals:

–

Two dedicated message RAMs for communication between the CLA and the main CPU

–

The C28x CPU can map CLA program and data memory to the main CPU space or CLA space.

–

The CLA has direct access to the ADC Result registers, comparator registers, and the eCAP,

eQEP, and ePWM+HRPWM registers.

Figure 6-19 shows the CLA block diagram. Table 6-22 lists the CLA control registers.

TMS320F28069MPZPQ 数据表(PDF) 85 Page - Texas Instruments

TMS320F28069MPZPQ 数据表(HTML) 85 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载