数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MP7643AS 数据表(PDF) 4 Page - Exar Corporation

部件名 MP7643AS
功能描述  4-Channel, Programmable Gain Voltage Output, 15 MHz Input Bandwidth 8-Bit DACs with Multiplying Parallel Digital Data Port
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  EXAR [Exar Corporation]
网页  http://www.exar.com
标志 EXAR - Exar Corporation

MP7643AS 数据表(HTML) 4 Page - Exar Corporation

  MP7643AS Datasheet HTML 1Page - Exar Corporation MP7643AS Datasheet HTML 2Page - Exar Corporation MP7643AS Datasheet HTML 3Page - Exar Corporation MP7643AS Datasheet HTML 4Page - Exar Corporation MP7643AS Datasheet HTML 5Page - Exar Corporation MP7643AS Datasheet HTML 6Page - Exar Corporation MP7643AS Datasheet HTML 7Page - Exar Corporation MP7643AS Datasheet HTML 8Page - Exar Corporation MP7643AS Datasheet HTML 9Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 12 page
background image
MP7643
4
Rev. 1.00
ELECTRICAL CHARACTERISTICS TABLE FOR DUAL SUPPLIES
Unless Otherwise Noted: VDD = 5 V, VCC = +5 V, VEE = –5 V, VREF = 3 V and –3 V, T = 25°C,
Output Load = No Resistive Load, VREFN = DGND = 0 V, Gain = 1
25
°C
Parameter
Symbol
Min
Typ
Max
Units
Test Conditions/Comments
DC CHARACTERISTICS
Resolution (All Grades)
N
8
Bits
Differential Non-Linearity
DNL
+0.5
+0.8
LSB
Integral Non-Linearity
INL
+1+1
LSB
Monotonicity
Guaranteed
Gain Error
GE
+1.5
% FSR
FSR = Full Scale Range1
Zero Scale Offset
ZOFS
+50
mV
Output Drive Capability
IO
+1mA
REFERENCE/INV INPUTS
Impedance of VREF
REF
6
18
k
Voltage Range
VRP
VEE +1.5
VCC –1.8
V
VREF Max Swing is VREFN +3 V
INV DC Voltage Range
VRN
VEE +1
0
V
DYNAMIC
CHARACTERISTICS2
RL = 5 k, CL = 20 pF
Input to Output Bandwidth
15
MHz
VR = 1.6 V p–p, RL = 5k to VEE
Input to Output Settling Time5
150
ns
VR = 1.6 V p–p, RL = 5k to VEE
Small Signal Voltage Reference
ƒtr
15
MHz
VOUT=50mV p-p above code 16
Input to Output Bandwidth
Small Signal Voltage Reference
ƒtr
15
MHz
VOUT=50mV p-p for all codes
Input to Output Bandwidth
Voltage Settling from VREF to
tsr
300
ns
VR=0 to VR = 3V Step6
VDAC Out
to 1 LSB
Voltage Settling from Digital
tsd
300
ns
ZS to FS to 1 LSB
Code to VDAC Out
VREF Feedthrough
FDT
TBD
dB
Codes=0 @ 1 MHz
Group Delay
GD
TBD
ns
Harmonic Distortion
THD
TBD
%
VREF=1MHz Sine 3V p-p
Channel-to-Channel Crosstalk
CT
TBD
dB
@ 1 MHz, single channel
Digital Feedthrough
Q
TBD
nVS
CLK to VOUT
Power Supply
PSRR
+0.05
%/%
∆V=+5%
Rejection Ratio
POWER CONSUMPTION
Positive Supply Current
ICC
12
mA
VREF = 0 V
Negative Supply Current
IEE
12
mA
VREF = 0 V
Power Dissipation
PDISS
80
mW
VREF = 0 V, Codes = all 1
DIGITAL INPUT
CHACTERISTICS
Logic High3
VIH
2.4
V
Logic Low3
VIL
0.8
V
Input Current
IL
+10
µA
Input Capacitance2
CL
8pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com