数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADCLK907BCPZ-R7 数据表(PDF) 8 Page - Analog Devices

部件名 ADCLK907BCPZ-R7
功能描述  Ultrafast SiGe ECL Clock/Data Buffers
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADCLK907BCPZ-R7 数据表(HTML) 8 Page - Analog Devices

Back Button ADCLK907BCPZ-R7 Datasheet HTML 4Page - Analog Devices ADCLK907BCPZ-R7 Datasheet HTML 5Page - Analog Devices ADCLK907BCPZ-R7 Datasheet HTML 6Page - Analog Devices ADCLK907BCPZ-R7 Datasheet HTML 7Page - Analog Devices ADCLK907BCPZ-R7 Datasheet HTML 8Page - Analog Devices ADCLK907BCPZ-R7 Datasheet HTML 9Page - Analog Devices ADCLK907BCPZ-R7 Datasheet HTML 10Page - Analog Devices ADCLK907BCPZ-R7 Datasheet HTML 11Page - Analog Devices ADCLK907BCPZ-R7 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 16 page
background image
ADCLK905/ADCLK907/ADCLK925
Data Sheet
Rev. B | Page 8 of 16
D
D
NC
NC
Q1
Q1
Q2
Q2
12
11
10
1
3
4
9
2
ADCLK925
TOP VIEW
(Not to Scale)
NOTES
1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
2. EXPOSED PAD. THE EXPOSED PAD IS NOT ELECTRICALLY CONNECTED TO ANY PART OF THE CIRCUIT.
IT CAN BE LEFT FLOATING FOR OPTIMAL ELECTRICAL ISOLATION BETWEEN THE PACKAGE HANDLE
AND THE SUBSTRATE OF THE DIE. IT CAN ALSO BE SOLDERED TO THE APPLICATION BOARD IF IMPROVED
THERMAL AND/OR MECHANICAL STABILITY IS DESIRED. EXPOSED METAL AT THE CORNERS OF THE PACKAGE
IS CONNECTED TO THIS EXPOSED PAD. ALLOW SUFFICIENT CLEARANCE TO VIAS AND OTHER COMPONENTS.
Figure 6. ADCLK925 Pin Configuration
Table 6. Pin Function Descriptions for 1:2 ADCLK925 Buffer
Pin No.
Mnemonic
Description
1
D
Noninverting Input.
2
D
Inverting Input.
3, 4, 5, 6
NC
No Connect. No physical connection to the die.
7, 14
VEE
Negative Supply Voltage.
8, 13
VCC
Positive Supply Voltage.
9
Q2
Inverting Output 2.
10
Q2
Noninverting Output 2.
11
Q1
Inverting Output 1.
12
Q1
Noninverting Output 1.
15
VREF
Reference Voltage. Reference voltage for biasing ac-coupled inputs.
16
VT
Center Tap. Center tap of 100 Ω input resistor.
EPAD
Exposed Pad. The exposed pad is not electrically connected to any part of the circuit. It can be left floating for
optimal electrical isolation between the package handle and the substrate of the die. It can also be soldered to
the application board if improved thermal and/or mechanical stability is desired. Exposed metal at the corners
of the package is connected to this exposed pad. Allow sufficient clearance to vias and other components.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com