CS5461

DS546PP2

39

7.12 PulseRateF Register

Address: 18

Default** = 32000.00 Hz

The PulseRateF Register sets the average pulse frequency of the FOUT output pin. The register’s smallest valid

MCLK/K/8.

7.13 Temperature Sensor Output Register

Address: 19

This signed register contains the output of the On-Chip Temperature Sensor. The results are in the range of

-128.0

≤ T < 128.0. The value is represented in unsigned binary notation, with the binary point place to the left

of the MSB. This result is updated after each computation cycle.

7.14 Pulsewidth

Address: 21

Default** = 512 sample periods

This signed register determines the pulsewidth of EOUT and EDIR pulses in Mechanical Counter Mode. The

width is set in number of sample periods. The default is 512. This corresponds to a pulsewidth of

512 samples / [(MCLK/K)/1024] = 128 msec with MCLK = 4.096 MHz and K = 1. Although this is a signed reg-

ister a negative value will have no meaning; pulsewidth settings must be positive.

Address: 23

Default** = 0x000000

This signed register sets the threshold level for the Voltage Sag Detect feature. To activate the VSAG bit the

ples (defined in the VSAGDuration Register). Voltage threshold levels must be positive values; a negative value

can be used to disable the feature. For more information about the voltage sag detect functionality, refer to Sec-

tion 4.10 of the data sheet.

MSB

LSB

.....

MSB

LSB

.....

MSB

LSB

.....

MSB

LSB

.....