数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSP56857 数据表(PDF) 49 Page - Freescale Semiconductor, Inc

部件名 DSP56857
功能描述  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

DSP56857 数据表(HTML) 49 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 45Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 46Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 47Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 48Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 49Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 50Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 51Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 52Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 53Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 662 page
background image
56800E Core Description
5685X Overview, Rev. 4
Freescale Semiconductor
1-17
•
Address Generation Unit (AGU)
•
Program controller and hardware looping unit
•
Bit-manipulation unit
•
Enhanced OnCE debugging module
•
Clock generation
•
Reset circuitry
1.4.5 Address Buses
The core contains three address buses:
1. Program memory Address Bus (PAB)
2. Primary Data Address Bus (XAB1)
3. Secondary Data Address Bus (XAB2)
The PAB is 21 bits wide. It is used to address (16-bit) words in program memory. The two 24-bit
data address buses permit two simultaneous accesses to data (X) memory. The XAB1 bus can
address byte, word, and long data types. The XAB2 bus is limited to (16-bit) word accesses.
All three buses address on- and off-chip memory on devices containing an external bus interface
unit. The 56857 device does not provide external addressing. The XAB2 can not go off-chip.
1.4.6 Data Buses
Data transfers inside the chip occur over the following buses:
•
Two unidirectional 32-bit buses:
— Core Data Bus for Reads (CDBR)
— Core Data Bus for Writes (CDBW)
•
Two unidirectional 16-bit buses:
— Secondary X Data Bus (XDB2)
— Program Data Bus (PDB)
•
IPBus interface
Data transfers between the data ALU and data memory use the CDBR and CDBW when a single
memory read or write is performed. When two simultaneous memory reads are performed, the
transfers use the CDBR and XDB2 buses. All other data transfers to core blocks occur using the
CDBR and CDBW buses. Peripheral transfers occur through the IPBus interface. Instruction
word fetches occur over the PDB.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com