数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HCMS-2913 数据表(PDF) 7 Page - Agilent(Hewlett-Packard)

部件名 HCMS-2913
功能描述  High Performance CMOS 5 x 7 Alphanumeric Displays
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HP [Agilent(Hewlett-Packard)]
网页  http://www.home.agilent.com
标志 HP - Agilent(Hewlett-Packard)

HCMS-2913 数据表(HTML) 7 Page - Agilent(Hewlett-Packard)

Back Button HCMS-2913 Datasheet HTML 3Page - Agilent(Hewlett-Packard) HCMS-2913 Datasheet HTML 4Page - Agilent(Hewlett-Packard) HCMS-2913 Datasheet HTML 5Page - Agilent(Hewlett-Packard) HCMS-2913 Datasheet HTML 6Page - Agilent(Hewlett-Packard) HCMS-2913 Datasheet HTML 7Page - Agilent(Hewlett-Packard) HCMS-2913 Datasheet HTML 8Page - Agilent(Hewlett-Packard) HCMS-2913 Datasheet HTML 9Page - Agilent(Hewlett-Packard) HCMS-2913 Datasheet HTML 10Page - Agilent(Hewlett-Packard) HCMS-2913 Datasheet HTML 11Page - Agilent(Hewlett-Packard) Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
7
AC Timing Characteristics Over Temperature Range (-40
°C to +85°C)
Timing
Diagram
Ref.
4.5 V < VLOGIC <5.5 V
VLOGIC = 3 V
Number
Description
Symbol
Min.
Max.
Min.
Max.
Units
1
Register Select Setup Time to
trss
10
10
ns
Chip Enable
2
Register Select Hold Time to
trsh
10
10
ns
Chip Enable
3
Rising Clock Edge to Falling
tclkce
20
20
ns
Chip Enable Edge
4
Chip Enable Setup Time to
tces
35
55
ns
Rising Clock Edge
5
Chip Enable Hold Time to
tceh
20
20
ns
Rising Clock Edge
6
Data Setup Time to Rising
tds
10
10
ns
Clock Edge
7
Data Hold Time after Rising
tdh
10
10
ns
Clock Edge
8
Rising Clock Edge to DOUT[1]
tdout
10
40
10
65
ns
9
Propagation Delay DIN to DOUT
tdoutp
18
30
ns
Simultaneous Mode for
one IC[1,2]
10
CE Falling Edge to DOUT Valid
tcedo
25
45
ns
11
Clock High Time
tclkh
80
100
ns
12
Clock Low Time
tclkl
80
100
ns
Reset Low Time
trstl
50
50
ns
Clock Frequency
Fcyc
54
MHz
Internal Display Oscillator
Finosc
80
210
80
210
KHz
Frequency
Internal Refresh Frequency
Frf
150
410
150
400
Hz
External Display Oscillator
Fexosc
Frequency
Prescaler = 1
51.2
1000
51.2
1000
KHz
Prescaler = 8
410
8000
410
8000
KHz
Notes:
1. Timing specifications increase 0.3 ns per pf of capacitive loading above 15 pF.
2. This parameter is valid for Simultaneous Mode data entry of the Control Register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com