数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F030C6 数据表(PDF) 66 Page - STMicroelectronics

部件名 STM32F030C6
功能描述  Value-line Arm®-based 32-bit MCU with up to 256 KB Flash, timers, ADC, communication interfaces, 2.4-3.6 V operation
PDF  93 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F030C6 数据表(HTML) 66 Page - STMicroelectronics

Back Button STM32F030C6 Datasheet HTML 62Page - STMicroelectronics STM32F030C6 Datasheet HTML 63Page - STMicroelectronics STM32F030C6 Datasheet HTML 64Page - STMicroelectronics STM32F030C6 Datasheet HTML 65Page - STMicroelectronics STM32F030C6 Datasheet HTML 66Page - STMicroelectronics STM32F030C6 Datasheet HTML 67Page - STMicroelectronics STM32F030C6 Datasheet HTML 68Page - STMicroelectronics STM32F030C6 Datasheet HTML 69Page - STMicroelectronics STM32F030C6 Datasheet HTML 70Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 93 page
background image
Electrical characteristics
STM32F030x4/x6/x8/xC
66/93
DS9773 Rev 4
Figure 21. I/O AC characteristics definition
6.3.15
NRST pin characteristics
The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-
up resistor, RPU.
Unless otherwise specified, the parameters given in the table below are derived from tests
performed under the ambient temperature and supply voltage conditions summarized in
Table 21: General operating conditions.
MS32132V3
T
10%
50%
90%
10%
50%
90%
Maximum frequency is achieved if (t + t ) ≤
when loaded by C (see the table I/O AC characteristics definition)
rf
r(IO)out
t
f(IO)out
t
L
2
3
T and if the duty cycle is (45-55%)
Table 49. NRST pin characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL(NRST) NRST input low level voltage
-
-
-
0.3 VDD+0.07(1)
V
VIH(NRST) NRST input high level voltage
-
0.445 VDD+0.398(1)
--
Vhys(NRST)
NRST Schmitt trigger voltage
hysteresis
--
200
-
mV
RPU
Weak pull-up equivalent
resistor(2)
VIN = VSS
25
40
55
k
Ω
VF(NRST) NRST input filtered pulse
-
-
-
100(1)
ns
VNF(NRST) NRST input not filtered pulse
2.7 < VDD < 3.6
300(3)
--
ns
2.4 < VDD < 3.6
500(3)
--
1. Data based on design simulation only. Not tested in production.
2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series
resistance is minimal (~10% order).
3. Data based on design simulation only. Not tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com