数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MSM6896 数据表(PDF) 13 Page - OKI electronic componets

部件名 MSM6896
功能描述  Multi-Function PCM CODEC
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  OKI [OKI electronic componets]
网页  http://www.oki.com
标志 OKI - OKI electronic componets

MSM6896 数据表(HTML) 13 Page - OKI electronic componets

Back Button MSM6896 Datasheet HTML 9Page - OKI electronic componets MSM6896 Datasheet HTML 10Page - OKI electronic componets MSM6896 Datasheet HTML 11Page - OKI electronic componets MSM6896 Datasheet HTML 12Page - OKI electronic componets MSM6896 Datasheet HTML 13Page - OKI electronic componets MSM6896 Datasheet HTML 14Page - OKI electronic componets MSM6896 Datasheet HTML 15Page - OKI electronic componets MSM6896 Datasheet HTML 16Page - OKI electronic componets MSM6896 Datasheet HTML 17Page - OKI electronic componets Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 43 page
background image
¡ Semiconductor
MSM6895/6896
13/43
CE
Chip Enable signal input.
When CE is in digital "0" state, WR and RD are valid.
B1T, B2T, B1R, B2R
B channel interface inputs and outputs.
B1T and B2T are outputs, and B1R and B2R are inputs. Through channel control by the processor,
various data paths are set. The CODEC input and output signals are input and output via these
pins.
Initially the B1T and B2T outputs are fixed in a digital "1", and the B1R and B2R inputs are
neglected.
BR1, BR2, BT1, BT2
External digital inputs and outputs to the B-channel.
BR1 and BR2 are outputs, and BT1 and BT2 are inputs. Through channel control by processor,
the digital paths are set between these input and output pins and the B channel.
These signals are applied to another CODEC interface of three-party the speech path and to the
interface of 64 kbps at the rate adaptor circuit.
Initially the BR1 and BR2 outputs are fixed in a digital "1", and the BT1 and BT2 inputs are
neglected.
RESET
Reset signal input.
Digital "0" input to RESET makes all of internal control registers to be initialized. When powered
on, this RESET signal should be input for initializing the system.
TIME
Watchdog timer output.
When the processor does not reset the timer, the 500 ms period (Digital "0" : 4 ms) digital signal
is continuously output. When RESET is at digital "0", this timer is reset. And, in about 500 ms after
RESET goes to digital "1", the first timer output signal is issued and then the timer signal is output
at intervals of a 500 ms. If the CK8 signal is not input, the TIME signal is not output.
LML
Control signal output for external hold tone generator.
LML goes to digital "1" state when the hold tone transmit mode on transmit path or the hold
acknowledge tone mode on receive path is selected. During initialized state, LML is in digital "0"
state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com