数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TPS16632 数据表(PDF) 19 Page - Texas Instruments

部件名 TPS16632
功能描述  60-V, 6-A eFuse with adjustable output power limiting
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TPS16632 数据表(HTML) 19 Page - Texas Instruments

Back Button TPS16632 Datasheet HTML 15Page - Texas Instruments TPS16632 Datasheet HTML 16Page - Texas Instruments TPS16632 Datasheet HTML 17Page - Texas Instruments TPS16632 Datasheet HTML 18Page - Texas Instruments TPS16632 Datasheet HTML 19Page - Texas Instruments TPS16632 Datasheet HTML 20Page - Texas Instruments TPS16632 Datasheet HTML 21Page - Texas Instruments TPS16632 Datasheet HTML 22Page - Texas Instruments TPS16632 Datasheet HTML 23Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 42 page
background image
VOUT
IIN
IMON
FLTb
19
TPS1663
www.ti.com
SLVSET9C – SEPTEMBER 2018 – REVISED MARCH 2019
Product Folder Links: TPS1663
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Feature Description (continued)
VIN = 50 V
RILIM = 18 kΩ
Figure 22. Output Hot-Short Response
The fast-trip comparator architecture has a supply line noise immunity resulting in a robust performance in noisy
environments. This is achieved by controlling the turn OFF time of the internal FET based on the overcurrent
level, I(FASTTRIP) through the device. Higher the overcurrent, faster the turn OFF time, tFASTTRIP(dly). At Overload
current level in the range of IFASTTRIP < IOUT < ISCP the fast-trip comparator response is 3.2 µs (typical).
9.3.4.2.1
Start-Up With Short-Circuit On Output
When the device is started with short-circuit on the output, the current begins to limit at I(OL). Due to high power
dissipation of VIN x I(OL) within the device the junction temperature increases. Subsequently, the thermal
regulation control loop limits the load current to regulate the junction temperature at T(J_REG) , 145°C (typical) for a
duration of t(Treg_timeout), 1.25 sec (typical). Subsequent operation of the device depends on the MODE
configuration (Auto-Retry or latch OFF) setting as per the Table 1. FLT gets asserted after t(Treg_timeout) and and
remains asserted till the output short-circuit is removed. Figure 23 illustrates the behavior of the device in this
condition.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com