数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC885CZP66 数据表(PDF) 68 Page - Freescale Semiconductor, Inc

部件名 MPC885CZP66
功能描述  Hardware Specifications
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC885CZP66 数据表(HTML) 68 Page - Freescale Semiconductor, Inc

Back Button MPC885CZP66 Datasheet HTML 64Page - Freescale Semiconductor, Inc MPC885CZP66 Datasheet HTML 65Page - Freescale Semiconductor, Inc MPC885CZP66 Datasheet HTML 66Page - Freescale Semiconductor, Inc MPC885CZP66 Datasheet HTML 67Page - Freescale Semiconductor, Inc MPC885CZP66 Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC885CZP66 Datasheet HTML 69Page - Freescale Semiconductor, Inc MPC885CZP66 Datasheet HTML 70Page - Freescale Semiconductor, Inc MPC885CZP66 Datasheet HTML 71Page - Freescale Semiconductor, Inc MPC885CZP66 Datasheet HTML 72Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 92 page
background image
MPC885/MPC880 Hardware Specifications, Rev. 3
68
Freescale Semiconductor
CPM Electrical Characteristics
Table 29 provides the I2C (SCL > 100 KHz) timings.
210
SDL/SCL fall time
300
ns
211
Stop condition setup time
4.7
µs
1 SCL frequency is given by SCL = BRGCLK_frequency / ((BRG register + 3) × pre_scaler × 2).
The ratio SyncClk/(BRGCLK/pre_scaler) must be greater or equal to 4/1.
Table 29. I2C Timing (SCL > 100 KHZ)
Num
Characteristic
Expression
All Frequencies
Unit
Min
Max
200
SCL clock frequency (slave)
fSCL
0
BRGCLK/48
Hz
200
SCL clock frequency (master) 1
1 SCL frequency is given by SCL = BrgClk_frequency / ((BRG register + 3) × pre_scaler × 2).
The ratio SyncClk/(Brg_Clk/pre_scaler) must be greater or equal to 4/1.
fSCL
BRGCLK/16512
BRGCLK/48
Hz
202
Bus free time between transmissions
1/(2.2
× fSCL)
s
203
Low period of SCL
1/(2.2
× fSCL)
s
204
High period of SCL
1/(2.2
× fSCL)
s
205
Start condition setup time
1/(2.2
× fSCL)
s
206
Start condition hold time
1/(2.2
× fSCL)
s
207
Data hold time
0
s
208
Data setup time
1/(40
× fSCL)
s
209
SDL/SCL rise time
1/(10
× fSCL)
s
210
SDL/SCL fall time
1/(33
× fSCL)
s
211
Stop condition setup time
1/2(2.2
× fSCL)
s
Table 28. I2C Timing (SCL < 100 KHZ) (continued)
Num
Characteristic
All Frequencies
Unit
Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com