| 数据搜索系统,热门电子元器件搜索 |
|
RF63W 数据表(PDF) 33 Page - HOPE Microelectronics CO., Ltd. |
|
|
|||||||||||||||||||||||||||||
RF63W 数据表(HTML) 33 Page - HOPE Microelectronics CO., Ltd. |
|
33 / 91 page ![]() ADVANCED COMMUNICATIONS & SENSING Page 33 of 91 RF63 Tel: +86-755-82973805 Fax: +86-755-82973550 E-mail: sales@hoperf.com http://www.hoperf.com 4. Operating Modes This section summarizes the settings for each operating mode of the RF63, and explains the functionality available and the timing requirements for switching between modes. 4.1. Modes of Operation Table 12: Operating Modes Mode MCParam_Chip_mode Active blocks Sleep 000 SPI, POR Standby 001 SPI, POR, Top regulator, digital regulator, XO, CLKOUT (if activated through OSCParam_Clkout) FS 010 Same + VCO regulator, all PLL and LO generation blocks Receive 011 Same as FS mode + LNA, first mixer, IF amplifier, second mixer set, channel filters, baseband amplifiers and limiters, RSSI, OOK or FSK demodulator, BitSync and all digital features if enabled Transmit 100 Same as FS mode + DDS, Interpolation filters, all up-conversion mixers, PA driver, PA and external VR_PA pin output for PA choke. 4.2. Digital Pin Configuration vs. Chip Mode Table 13 describes the state of the digital IOs in each of the above described modes of operation, regardless of the data operating mode (Continuous, Buffered, or Packet). Table 13: Pin Configuration vs. Chip Mode Chip ……….Mode Pin Sleep mode Standby mode FS mode Receive mode Transmit mode Comment NSS_CONFIG Input Input Input Input Input NSS_CONFIG has the priority over NSS_DATA NSS_DATA Input Input Input Input Input MISO Input Input Input Input Input Output only if NSS_CONFIG or NSSDATA= ‟0‟ MOSI Input Input Input Input Input SCK Input Input Input Input Input IRQ_0 High-Z Output (1) Output (1) Output Output IRQ_1 High-Z Output (1) Output (1) Output Output DATA Input Input Input Output Input CLKOUT High-Z Output Output Output Output PLL_LOCK High-Z Output (2) Output (2) Output (2) Output (2) Notes: (1): High-Z if Continuous mode is activated, else Output (2): Output if PLL_lock_en = 1, else High-Z (3): Valid logic states must be applied to inputs at all times to avoid unwanted leakage currents |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |