数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

INMP621ACEZ-R0 数据表(PDF) 5 Page - TDK Electronics

部件名 INMP621ACEZ-R0
功能描述  Wide Dynamic Range Microphone with PDM Digital Output
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TDK [TDK Electronics]
网页  http://www.tdk.com
标志 TDK - TDK Electronics

INMP621ACEZ-R0 数据表(HTML) 5 Page - TDK Electronics

  INMP621ACEZ-R0 Datasheet HTML 1Page - TDK Electronics INMP621ACEZ-R0 Datasheet HTML 2Page - TDK Electronics INMP621ACEZ-R0 Datasheet HTML 3Page - TDK Electronics INMP621ACEZ-R0 Datasheet HTML 4Page - TDK Electronics INMP621ACEZ-R0 Datasheet HTML 5Page - TDK Electronics INMP621ACEZ-R0 Datasheet HTML 6Page - TDK Electronics INMP621ACEZ-R0 Datasheet HTML 7Page - TDK Electronics INMP621ACEZ-R0 Datasheet HTML 8Page - TDK Electronics INMP621ACEZ-R0 Datasheet HTML 9Page - TDK Electronics Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
INMP621
Note 2: The ±2 dB sensitivity specification is valid for CLK = 3.072 MHz. At lower clock frequencies, the minimum and maximum specifications are −49 dBFS and −43
dBFS, respectively.
Note 3: See Figure 4 and Figure 5.
Note 4: The microphone enters sleep mode when the clock frequency is less than 1 kHz.
TABLE 2. TIMING CHARACTERISTICS
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
NOTES
SLEEP MODE
Sleep Time
Time from CLK falling < 1
kHz
30
µs
1
Wake-Up Time
Time from CLK rising > 1
kHz to output within 3 dB
of final sensitivity, power
on
10
ms
1
INPUT
tCLKIN
Input clock period
270
1000
ns
Clock Frequency (CLK)
1.0
3.072
3.6
MHz
1
Clock Duty Cycle
40
60
%
OUTPUT
T1OUTEN
DATA1 (right) driven after
falling clock edge
31
ns
T1OUTDIS
DATA1 (right) disabled after
rising clock edge
5
23
ns
T2OUTEN
DATA2 (left) driven after
rising clock edge
31
ns
T2OUTDIS
DATA2 (left) disabled after
falling clock edge
5
26
ns
Note 1: The microphone operates at any clock frequency between 1.0 MHz and 3.6 MHz. Some specifications may not be guaranteed at frequencies other than 3.072 MHz.
TIMING DIAGRAM
Figure 1. Pulse Density Modulated Output Timing
tCLKIN
CLK
DATA2
DATA1
t2OUTDIS
t1OUTDIS
t2OUTEN
t1OUTEN
Page 5 of 20
Document Number: DS-INMP621-00
Revision: 1.0.
Rev Date: 02/06/2014



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com