数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HN58V65API-10 数据表(PDF) 19 Page - Renesas Technology Corp

部件名 HN58V65API-10
功能描述  64k EEPROM (8-kword x 8-bit) Ready/Busy function, RES function (HN58V66A) Wide Temperature Range version
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

HN58V65API-10 数据表(HTML) 19 Page - Renesas Technology Corp

Back Button HN58V65API-10 Datasheet HTML 15Page - Renesas Technology Corp HN58V65API-10 Datasheet HTML 16Page - Renesas Technology Corp HN58V65API-10 Datasheet HTML 17Page - Renesas Technology Corp HN58V65API-10 Datasheet HTML 18Page - Renesas Technology Corp HN58V65API-10 Datasheet HTML 19Page - Renesas Technology Corp HN58V65API-10 Datasheet HTML 20Page - Renesas Technology Corp HN58V65API-10 Datasheet HTML 21Page - Renesas Technology Corp HN58V65API-10 Datasheet HTML 22Page - Renesas Technology Corp HN58V65API-10 Datasheet HTML 23Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 28 page
background image
HN58V65AI/HN58V66AI/HN58V65A-SR/HN58V66A-SR Series
Rev.3.00, Feb.02.2004, page 19 of 26
Functional Description
Automatic Page Write
Page-mode write feature allows 1 to 64 bytes of data to be written into the EEPROM in a single write
cycle. Following the initial byte cycle, an additional 1 to 63 bytes can be written in the same manner. Each
additional byte load cycle must be started within 30
µs from the preceding falling edge of WE or CE. When
CE or WE is kept high for 100 µs after data input, the EEPROM enters write mode automatically and the
input data are written into the EEPROM.
Data Polling
Data polling indicates the status that the EEPROM is in a write cycle or not. If EEPROM is set to read
mode during a write cycle, an inversion of the last byte of data outputs from I/O7 to indicate that the
EEPROM is performing a write operation.
RDY/
Busy Signal
RDY/
Busy signal also allows status of the EEPROM to be determined. The RDY/Busy signal has high
impedance except in write cycle and is lowered to VOL after the first write signal. At the end of a write
cycle, the RDY/
Busy signal changes state to high impedance.
RES Signal (only the HN58V66A series)
When
RES is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by
keeping
RES low when V
CC is switched. RES should be high during read and programming because it
doesn’t provide a latch function.
V
Program inhibit
CC
RES
Program inhibit
Read inhibit
Read inhibit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com