GD25B64C datasheet(27/57 Pages) GIGADEVICE

27 / 57 page

3.3V Uniform Sector

Dual and Quad Serial Flash

GD25B64C

Figure 18. Quad Page Program Sequence Diagram

7.16.

Fast Page Program (FPP) (F2H)

The Fast Page Program (FPP) command is used to program the memory. A Write Enable (WREN) command must

previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Fast Page Program (FPP) command is entered by driving CS# Low, followed by the command code, three

address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted

data that goes beyond the end of the current page are programmed from the start address of the same page (from the

address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence.

The Page Program command sequence: CS# goes low  sending Page Program command  3-byte address on SI

 at least 1 byte data on SI  CS# goes high.

The command sequence is shown in Figure 19. If more than 256 bytes are sent to the device, previously latched data

are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than

256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on

the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in;

otherwise the Fast Page Program (FPP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is tPP) is initiated. While the Page

Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The

Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some

unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

Command

32H

CS#

SCLK

9 10

28 29 30 31

23 22 21

24-bit address

32 33 34 35

MSB

36 37 38 39

IO0

IO1

IO2

IO3

Byte1 Byte2

CS#

SCLK

42 43 44 45

46 47

50 51 52 53

54 55

Byte11

Byte12

Byte253

Byte256

IO0

IO1

IO2

IO3

GD25B64C 数据表(PDF) 27 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25B64C 数据表(HTML) 27 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

数据表下载