GD25Q20CSFG datasheet(48/64 Pages) GIGADEVICE

48 / 64 page

3.3V Uniform Sector

Dual and Quad Serial Flash

GD25Q20C

tHHQX

HOLD# High To Low-Z Output

tCLQV

Clock Low To Output Valid

tWHSL

Write Protect Setup Time Before CS# Low

tSHWL

Write Protect Hold Time After CS# High

100

tDP

CS# High To Deep Power-Down Mode

μs

tRES1

CS# High To Standby Mode Without Electronic Signature

Read

μs

tRES2

CS# High To Standby Mode With Electronic Signature

Read

μs

tSUS

CS# High To Next Command After Suspend

μs

tRS

Latency Between Resume And Next Suspend

100

μs

tRST

CS# High To Next Command After Reset (Except From

Erase)

μs

tRST_E

CS# High To Next Command After Reset (From Erase)

Write Status Register Cycle Time

tBP1

Byte Program Time (First Byte)

μs

tBP2

Additional Byte Program Time (After First Byte)

2.5

μs

tPP

Page Programming Time

0.6

2.4

tSE

Sector Erase Time (4K Bytes)

300

tBE1

Block Erase Time (32K Bytes)

0.15

1.2

tBE2

Block Erase Time (64K Bytes)

0.25

2.0

tCE

Chip Erase Time (GD25Q20C)

1.25

Note:

1. Typical values given for TA=25°C.

2. Value guaranteed by design and/or characterization, not 100% tested in production.

GD25Q20CSFG 数据表(PDF) 48 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25Q20CSFG 数据表(HTML) 48 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载