K6R1016V1D-UI08 datasheet(7/9 Pages) SAMSUNG

部件名	K6R1016V1D-UI08

功能描述	256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating).

PDF	9 Pages

Scroll/Zoom	100%

制造商	SAMSUNG [Samsung semiconductor]

网页	http://www.samsung.com/Products/Semiconductor

标志

7 / 9 page

PRELIMINARY

Rev. 3.0

- 7 -

July 2004

PRELIMINARY

K6R1004C1D

CMOS SRAM

NOTES(READ CYCLE)

1. WE is high for read cycle.

2. All read cycle timing is referenced from the last valid address to the first transition address.

3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or

VOL levels.

4. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to

device.

5. Transition is measured

±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.

6. Device is continuously selected with CS=VIL.

7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)

Address

tWP(2)

tDW

tDH

Valid Data

Data in

Data out

tWC

tWR(5)

tAW

tCW(3)

High-Z(8)

High-Z

tOHZ(6)

tAS(4)

TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)

Address

tWP1(2)

tDW

tDH

tOW

tWHZ(6)

Valid Data

Data in

Data out

tWC

tAS(4)

tWR(5)

tAW

tCW(3)

(10)

(9)

High-Z(8)

High-Z

K6R1016V1D-UI08 数据表(PDF) 7 Page - Samsung semiconductor

K6R1016V1D-UI08 数据表(HTML) 7 Page - Samsung semiconductor

Html Pages

1 2 3 4 5 6 7 8 9

数据表下载