IN

UVLO

OVP

+

UVLOb

+

OVP

1.2 V

1.12 V

1.2 V

1.12 V

GND

P_IN

VIN

VOUT

PGOOD

IIN

16

TPS1663

SLVSET9D – SEPTEMBER 2018 – REVISED AUGUST 2019

www.ti.com

Product Folder Links: TPS1663

Submit Documentation Feedback

Copyright © 2018–2019, Texas Instruments Incorporated

Feature Description (continued)

Figure 16. Thermal Regulation Loop Response During Power up with Large Capacitive Load

9.3.2 Undervoltage Lockout (UVLO)

The TPS1663x devices feature an accurate ± 2% adjustable undervoltage lockout functionality. When the voltage

asserted. The UVLO comparator has a hysteresis of 78 mV (typical). To set the input UVLO threshold, connect a

resistor divider network from IN supply to UVLO terminal to GND as shown in Figure 17. If the Under-Voltage

Lock-Out function is not needed, the UVLO terminal must be connected to the IN terminal. UVLO terminal must

not be left floating.