CS61880 datasheet(14/70 Pages) CIRRUS

14 / 70 page

CS61880

DS450PP3

3.3 Address Inputs/Loopbacks

SYMBOL

LQFP

FBGA

TYPE

DESCRIPTION

Address Selector Input

Parallel Host Mode - During non-multiplexed parallel host

mode operation, this pin function as the address 4 input for

the parallel interface.

Hardware Mode - The A4 pin must be tied low at all times.

Non-Intrusive Monitoring/Address Selector Inputs

Parallel Host Mode - During non-multiplexed parallel host

mode operation, these pins function as address A[3:0] in-

puts for the parallel interface.

Hardware Mode - The A[3:0] pins are used for port selec-

tion during non-intrusive monitoring. In non-intrusive

monitoring mode, receiver 0’s input is internally connected

to the transmit or receive ports on one of the other 7 chan-

nels. The recovered clock and data from the selected port

are output on RPOS0/RNEG0 and RCLK0. Additionally, the

data from the selected port can be output on

TTIP0/TRING0 by activating the remote loopback function

for channel 0 (Refer to Performance Monitor Register

(0Bh) (See Section 14.12 on page 36).

LOOP0/D0

LOOP1/D1

LOOP2/D2

LOOP3/D3

LOOP4/D4

LOOP5/D5

LOOP6/D6

LOOP7/D7

I/O

Loopback Mode Selector/Parallel Data Input/Output

Parallel Host Mode - In non-multiplexed microprocessor in-

terface mode, these pins function as the bi-directional 8-bit

data port. When operating in multiplexed microprocessor in-

terface mode, these pins function as the address and data

inputs/outputs.

Hardware Mode

- No Loopback - The CS61880 is in a normal operating

state when LOOP is left open (unconnected) or tied to

VCCIO/2.

- Local Loopback - When LOOP is tied High, data transmit-

ted on TTIP and TRING is looped back into the analog

input of the corresponding channel’s receiver and output on

RPOS and RNEG. Input Data present on RTIP and RRING

is ignored.

- Remote Loopback - When LOOP is tied Low the recov-

ered clock and data received on RTIP and RRING is looped

back for transmission on TTIP and TRING. Data on TPOS

and TNEG is ignored.

CS61880 数据表(PDF) 14 Page - Cirrus Logic

CS61880 数据表(HTML) 14 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载