数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

EM78P451SWM 数据表(PDF) 27 Page - ELAN Microelectronics Corp

部件名 EM78P451SWM
功能描述  8-Bit Microcontroller with OTP ROM
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  EMC [ELAN Microelectronics Corp]
网页  http://www.emc.com.tw
标志 EMC - ELAN Microelectronics Corp

EM78P451SWM 数据表(HTML) 27 Page - ELAN Microelectronics Corp

Back Button EM78P451SWM Datasheet HTML 23Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 24Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 25Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 26Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 27Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 28Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 29Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 30Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 31Page - ELAN Microelectronics Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 54 page
background image
EM78P451S
8-Bit Microcontroller with OTP ROM
Product Specification (V1.0) 06.01.2004
• 23
(This specification is subject to change without further notice)
Bit 2~0 (S BRS):SPI Baud Rate Select Bits
SBRS2 (Bit 2)
SBRS1 (Bit 1)
SBRS0 (Bit 0)
Mode
Baud Rate
0
0
0
Master
Fsco/2
0
0
1
Master
Fsco/4
0
1
0
Master
Fsco/8
0
1
1
Master
Fsco/16
1
0
0
Master
Fsco/32
1
0
1
Slave
/SS enable
1
1
0
Slave
/SS disable
1
1
1
Master
TMR1/2
NOTE
In master mode, /SS is disable.
INTC: Interrupt control register
Bit 3 (TM1IE) TM1IE interrupt enable bit.
0: disable TM1IE interrupt
1: enable TM1IE interrupt
Bit 2 (SPIIE) SPI interrupt enable bit.
0: disable SPI interrupt
1: enable SPI interrupt
Bit 1 (EXIE) EXIF interrupt enable bit.
0: disable EXIF interrupt
1: enable EXIF interrupt
Bit 0 (TCIE) TCIF interrupt enable bit.
0: disable TCIF interrupt
1: enable TCIF interrupt
Table 3 Related Status/Data Registers of the SPI Mode
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0X0A
SPIRB/RA
SRB7
SRB6
SRB5
SRB4
SRB3
SRB2
SRB1
SRB0
0x0B
SPIWB/RB
SWB7
SWB6
SWB5
SWB4
SWB3
SWB2
SWB1
SWB0
0x0C
SPIS/RC
0
0
0
TM1IF
OD3
OD4
RBFIF
RBF
SPIRB: SPI Read Buffer. Once the serial data is received completely, it will load to
SPIRB from SPISR. The RBF bit and the RBFIF bit in the SPIS register will be
set also.
SPIWB: SPI Write Buffer. As a transmitted data is loaded, the SPIS register stands by
and start to shift the data when sensing SCK edge with SSE set to “1”.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com