数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EM78P451SWM 数据表(PDF) 14 Page - ELAN Microelectronics Corp

部件名 EM78P451SWM
功能描述  8-Bit Microcontroller with OTP ROM
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  EMC [ELAN Microelectronics Corp]
网页  http://www.emc.com.tw
标志 EMC - ELAN Microelectronics Corp

EM78P451SWM 数据表(HTML) 14 Page - ELAN Microelectronics Corp

Back Button EM78P451SWM Datasheet HTML 10Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 11Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 12Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 13Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 14Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 15Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 16Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 17Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 18Page - ELAN Microelectronics Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 54 page
background image
EM78P451S
8-Bit Microcontroller with OTP ROM
10
•
Product Specification (V1.0) 06.01.2004
(This specification is subject to change without further notice)
4.1.12
RE (TMR1: Timer1 register)
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0X0E
TMR1/RE
TMR17
TMR16
TMR15
TMR14
TMR13
TMR12
TMR11
TMR10
TMR17~TMR10 is bit set of timer1 register and it increases until the value matches
PWP and then, it resets to 0.
4.1.13
RF (PWP: Pulse width preset register)
Address Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0x0F
PWP/RF
PWP7
PWP6
PWP5
PWP4
PWP3
PWP2
PWP1
PWP0
PWP7~PWP0 is bit set of pulse width preset in advance for the desired width of baud
clock.
4.1.14
R20~R3E (General Purpose Register)
RA~R1F, and R20~R3E (including Banks 0~3) are general-purpose registers.
4.1.15
R3F (Interrupt Status Register)
Address Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0x3F
ISR/R3F
-
-
-
-
TM1IF
SPIIF
EXIF
TCIF
Bits 7~4
are not used and read as “0”.
Bit 3 (TM1IF) Timer1 interrupt flag. Set by the comparator at Timer1 application, flag
cleared by software.
Bit 2 (SPIIF) SPI interrupt flag. Set by data transmission complete, flag cleared by
software.
Bit 1 (EXIF)
External interrupt flag. Set by falling edge on /INT pin, flag cleared by
software
Bit 0 (TCIF)
the flag of the TCC overflow interrupt. Set as TCC overflow; flag cleared
by software.
"1" means interrupt request, "0" means non-interrupt.
R3F can be cleared by instruction, but cannot be set by instruction.
IOCF is the interrupt mask register.
Note that to read R3F will result to "logic AND" of R3F and IOCF.
4.2 Special Purpose Registers
4.2.1
A (Accumulator)
Internal data transfer, or instruction operand holding.
A non-addressable register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com