M95512-R datasheet(15/31 Pages) STMICROELECTRONICS

15 / 31 page

15/31

M95512-W, M95512-R

Write Status Register (WRSR)

The Write Status Register (WRSR) instruction al-

lows new values to be written to the Status Regis-

ter. Before it can be accepted, a Write Enable

(WREN) instruction must previously have been ex-

ecuted. After the Write Enable (WREN) instruction

has been decoded and executed, the device sets

the Write Enable Latch (WEL).

The Write Status Register (WRSR) instruction is

entered by driving Chip Select (S) Low, followed

by the instruction code and the data byte on Serial

Data Input (D).

The instruction sequence is shown in Figure 11..

The Write Status Register (WRSR) instruction has

no effect on b6, b5, b4, b1 and b0 of the Status

Chip Select (S) must be driven High after the rising

edge of Serial Clock (C) that latches in the eighth

bit of the data byte, and before the next rising edge

of Serial Clock (C). Otherwise, the Write Status

soon as Chip Select (S) is driven High, the self-

timed Write Status Register cycle (whose duration

is tW) is initiated. While the Write Status Register

cycle is in progress, the Status Register may still

be read to check the value of the Write In Progress

(WIP) bit. The Write In Progress (WIP) bit is 1 dur-

ing the self-timed Write Status Register cycle, and

is 0 when it is completed. When the cycle is com-

pleted, the Write Enable Latch (WEL) is reset.

Figure 11. Write Status Register (WRSR) Sequence

AI02282D

3456789 10 11 12 13 14 15

High Impedance

Instruction

Status

765432

MSB

M95512-R 数据表(PDF) 15 Page - STMicroelectronics

M95512-R 数据表(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

数据表下载