54HC74_V01 datasheet(5/6 Pages) SS

5 / 6 page

Page 5 of 6

www.siliconsupplies.com

5 Not production tested in die form, characterized by chip design and tested in package.

High Speed CMOS Logic – 54HC74

Rev 1.0

21/11/17

Timing Requirements5

LIMITS

PARAMETER

SYMBOL

VCC

CONDITIONS

25°C

85°C

FULL RANGE

UNITS

2.0

100

120

4.5

Minimum Setup

Time, D to CLK

(Figure 3)

tsu

6.0

CL = 50pF,

tr = tf = 6ns

2.0

3.0

4.5

3.0

Minimum Hold Time,

CLK to D

(Figure 3)

6.0

CL = 50pF,

tr = tf = 6ns

3.0

2.0

8.0

4.5

8.0

Minimum Recovery

Time, PRE or CLR

Inactive to CLK

(Figure 2)

trec

6.0

CL = 50pF,

tr = tf = 6ns

8.0

2.0

4.5

Minimum Pulse

Width, CLK

(Figure 1)

6.0

CL = 50pF,

tr = tf = 6ns

2.0

4.5

Minimum Pulse

Width, PRE or CLR

(Figure 2)

6.0

CL = 50pF,

tr = tf = 6ns

2.0

1000

4.5

500

Maximum Input Rise

and Fall Times

(Figure 1)

tr, tf

6.0

CL = 50pF,

tr = tf = 6ns

400

Switching Waveforms

Figure 1 – Data, Clock and Output

Figure 2 – Set, Reset, Clock and Output

54HC74 数据表(PDF) 5 Page - Silicon Supplies

54HC74 数据表(HTML) 5 Page - Silicon Supplies

Html Pages

1 2 3 4 5 6

数据表下载

链接网址

54HC74 数据表(PDF) 5 Page - Silicon Supplies

54HC74 数据表(HTML) 5 Page - Silicon Supplies

Html Pages

1 2 3 4 5 6

数据表 下载

链接网址

数据表下载