数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MX802 数据表(PDF) 5 Page - List of Unclassifed Manufacturers

部件名 MX802
功能描述  DVSR CODEC
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC1 [List of Unclassifed Manufacturers]
网页  
标志 ETC1 - List of Unclassifed Manufacturers

MX802 数据表(HTML) 5 Page - List of Unclassifed Manufacturers

  MX802 Datasheet HTML 1Page - List of Unclassifed Manufacturers MX802 Datasheet HTML 2Page - List of Unclassifed Manufacturers MX802 Datasheet HTML 3Page - List of Unclassifed Manufacturers MX802 Datasheet HTML 4Page - List of Unclassifed Manufacturers MX802 Datasheet HTML 5Page - List of Unclassifed Manufacturers MX802 Datasheet HTML 6Page - List of Unclassifed Manufacturers MX802 Datasheet HTML 7Page - List of Unclassifed Manufacturers MX802 Datasheet HTML 8Page - List of Unclassifed Manufacturers MX802 Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 24 page
background image
DVSR CODEC
5
MX802
1998 MX-COM, Inc.
www.mxcom.com Tel: 800 638 5577 336 744 5050 Fax: 336 744 5054
Doc. # 20480033.008
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
J/LH8
LH
Signal
Description
16
14
Decoder In (DEI)
DRAM Data Out/A1/Direct Access --: This is connected to the DRAM
data output and address line A1. With no DRAM used, this pin is
available in a Direct Access mode as the Delta Decoder Clock input.
Direct Access control is achieved by Control Register byte 1, bit 6.
17
15
Decoder Clock
(DCK):
DRAM A2/Direct Access -- This is the DRAM address line A2. With no
DRAM employed, this pin is available in a Direct Access mode as the
Delta Decoder Clock Input. Direct Access control is achieved by Control
Register byte 1, bit 6.
18
16
Encoder Clock
(ECK)
DRAM A3/Direct Access: This is the DRAM address line A3. With no
DRAM employed, this pin is available in a Direct Access mode as the
Delta Encoder Clock Output. Direct Access control is achieved by
Control Register byte1, bit 6.
19
17
DRAM A4
DRAM address line 4.
20
18
DRAM A5
DRAM address line 5.
21
19
DRAM A6
DRAM address line 6.
22
20
DRAM A7
DRAM address line 7.
23
21
DRAM A8
DRAM address line 8.
24
RAS4
4
Strobe
s
Row Addres
: This pin should be connected to the Row
Address Strobe input of the fourth 1Mbit DRAM chip (if used).
25
3
RAS
3
Strobe
s
Row Addres
: This pin should be connected to the Row
Address Strobe input of the third 1Mbit DRAM chip (if used).
26
22
DRAM A9
This is DRAM address line A9. This pin is not connected when a
256kbit DRAM is used. Note: To simplify PCB layout, the DRAM
address inputs A0-A8 may be connected in any physical order to the
DVSR Codec output pins A0-A8.
27
23
CAS
Strobe
Address
Column
: This is the DRAM Column Address Strobe
pin. It should be connected to the CAS pins of all DRAM chips.
28
24
VDD
Positive supply. A single, stable +5 volt supply is required. Levels and
voltages within the DVSR Codec are dependent upon this supply.
Table 1: Signal List



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com