3 Block & pin connection diagrams

PM6685

6/16

Table 3.

Pin description

Pin No

PM6685

Function

1

SGND

Signal ground. Reference for internal logic circuitry.

2

COMP3

DC voltage error compensation pin for the 3.3V switching section.

3

FSEL

Frequency selection pin. It provides a selectable switching frequency, allowing

either 200kHz/300kHz, 300kHz/400kHz or 400kHz/500kz operation of the 5V/

3.3V switching sections.

4EN3

3.3V SMPS enable input. The 3.3V section is enabled appling a high logic level

(>2.4V) to this pin, while is disabled appling a low logic level (<0.8V). When the

section is disabled the High Side gate driver goes low and Low Side gate driver

goes high. If both EN3 and EN5 pins are low and SHDN pin is high the device

enters in standby mode.

5

SHDN

Shutdown control input. The device enters its shutdown mode with 9µA of supply

current if VSHDN is less than the device off threshold voltage and doesn't restart

until VSHDN is greater than the device on threshold voltage. The SHDN pin can

be connected to Vbatt through a voltage divider to program an undervoltage

lockout. In shutdown mode, the gate drivers of the two switching sections are in

high impedance.

6

PGOOD LDO3

Power Good ouput signal for the 3.3V linear regulator. This pin is an open drain

output. It is shorted to GND if LDO3_SEL pin is at its low level or if the ouput

voltage on LDO3 pin is lower than 2.6V.

7LDO3

3.3V Linear regulator output. LDO3 can provide 100mA peak current. If

LDO3_SEL pin is connected to VREF and OUT3 is greater than the LDO3

bootstrap switch threshold, the LDO3 regulator shuts down and the LDO3 pin will

be directly connected to OUT3 through a 3 (max) switch.

If LDO3_SEL pin is at its low level the LDO3 is always OFF.

If LDO3_SEL pin is at its high level the LDO3 is always ON.

8OUT3

Output voltage sense for the 3.3V switching section.This pin must be directly

connected to the output voltage of the switching section.

9

BOOT3

Bootstrap capacitor connection for the switching 3.3V section. It supplies the high-

side gate driver.

10

HGATE3

High-side gate driver ouput for the 3.3V section.

11

PHASE3

Switch node connection and return path for the high side driver for the 3.3V

section.

12

CSENSE3

Current sense input for the switching 3.3V section. This pin must be connected

through a resistor to the drain of the synchronous rectifier (RDSON sensing) or to

the source of the synchronous rectifier (RSENSE sensing) to set the current limit

threshold.

13

LGATE3

Low-side gate driver output for the 3.3V section.

14

PGND

Power ground.

15

LGATE5

Low-side gate driver output for the 5V section.

16

SGND2

Signal ground for analog circuitry.

17

V5SW

Internal 5V regulator bypass connection. When the main 5V ouput voltage is

greater than the boostrap switch threshold, the LDO5 regulator shuts down and

the LDO5 pin will be directly connected to OUT5 through a 3 (max) switch.

If not used, it must be tied to ground.