数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS6403 数据表(PDF) 3 Page - Cirrus Logic

部件名 CS6403
功能描述  Echo-Cancelling Codec
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS6403 数据表(HTML) 3 Page - Cirrus Logic

  CS6403 Datasheet HTML 1Page - Cirrus Logic CS6403 Datasheet HTML 2Page - Cirrus Logic CS6403 Datasheet HTML 3Page - Cirrus Logic CS6403 Datasheet HTML 4Page - Cirrus Logic CS6403 Datasheet HTML 5Page - Cirrus Logic CS6403 Datasheet HTML 6Page - Cirrus Logic CS6403 Datasheet HTML 7Page - Cirrus Logic CS6403 Datasheet HTML 8Page - Cirrus Logic CS6403 Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 54 page
background image
DAC CHARACTERISTICS (TA = 25 °C; All DVDD, AVDD, and PVDD = 5.0V, Digital Input Levels:
Logic 0 = 0V, Logic 1 = DVDD; Signal test frequency 1kHz, word rate (Fs) = 8kHz, audio signal measurement
bandwidth is 20Hz to 20kHz; Microphone amp gain = 0dB; SPRKOUT outputs connected to 8
Ω load; CLKIN fre-
quency = 8.192MHz; unless otherwise specified)
Parameter
Symbol
Min
Typ
Max
Units
DAC Resolution
12
-
-
bits
DAC step size error
-
-
±0.5
LSB
Instantaneous Dynamic Range (20 Hz - 20 kHz)
IDR
60
72
-
dB
Frequency Response
-0.8
-
+0.6
dB
Programmable Output Level Attenuator Range
(Note 5)
-92.2
-
0
dB
Gain Step Size
-
2.49
-
dB
Gain Drift
(Note 2)
-
150
-
ppm/°C
VREF Reference Output Voltage
-
2.0
-
V
VCM Output Voltage
constant load only, >100k
-1.0
-
V
Offset Error
-
25
50
mV
Full Scale Output Voltage
(SPKROUT pins)
(Note 6)
1.40
1.75
1.93
Vp
Common Mode Output Voltage (SPKROUT pins)
-
1.30
-
V
Total Harmonic Distortion at -0.5dBFS level, SPKROUT(Note 9)
THD
-
-
0.8
%
Output Impedance SPKROUT pins
-
0.4
-
Load Impedance SPKROUT pins
8
-
-
Output Capacitance
-
15
-
pF
Audible Stop Band Attenuation (<20kHz)
68
-
-
dB
Integrated Inaudible Energy
(>20kHz to 100kHz)
(Note 7)
-
-
30
mVrms
Power Supply Rejection
(1kHz)
PSR
40
60
-
dB
Filter Transition Band
0.45
-
0.6
Fs
Group Delay
(Note 8)
-
1
-
ms
Notes:
5. Attenuation settings greater than 92.2 dB will cause a full scale input signal to be completely
attenuated to zero signal level.
6. This is the peak differential output voltage. The peak-to-peak signal level on each output pin is
equal to the peak differential value.
7. Assuming an external 43.2 kHz RC output filter.
8. This group-delay specification is for the DAC only; additional group delay is introduced by the
AGC and high-pass filter that is implemented on the CS6403 in software.
9. Room temperature only.
CS6403
DS192PP6
3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com