CS42418 datasheet(33/67 Pages) CIRRUS

33 / 67 page

CS42418

5.3

Power Control (address 02h)

5.3.1

POWER DOWN PLL (PDN_PLL)

Default = 0

Function:

When enabled, the PLL will remain in a reset state. It is advised that any change of this bit be made

while the DACs are muted or the power down bit (PDN) is enabled to eliminate the possibility of audi-

ble artifacts.

5.3.2

POWER DOWN ADC (PDN_ADC)

Default = 0

Function:

When enabled the stereo analog to digital converter will remain in a reset state. It is advised that any

change of this bit be made while the DACs are muted or the power down bit (PDN) is enabled to elim-

inate the possibility of audible artifacts.

5.3.3

POWER DOWN DAC PAIRS (PDN_DACX)

Default = 0

Function:

When enabled the respective DAC channel pair x (AOUTAx and AOUTBx) will remain in a reset state.

5.3.4

POWER DOWN (PDN)

Default = 1

Function:

The entire device will enter a low-power state when this function is enabled, and the contents of the

control registers are retained in this mode. The power down bit defaults to ‘enabled’ on power-up and

must be disabled before normal operation can occur.

5.4

Functional Mode (address 03h)

5.4.1

DAC FUNCTIONAL MODE (DAC_FMX)

Default = 00

00 - Single-Speed Mode (4 to 50 kHz sample rates)

01 - Double-Speed Mode (50 to 100 kHz sample rates)

10 - Quad-Speed Mode (100 to 192 kHz sample rates)

11 - Reserved

Function:

Selects the required range of sample rates for all converters clocked from the DAC serial port (DAC_SP).

Bits must be set to the corresponding sample rate range when the DAC_SP is in Master or Slave mode.

76543

210

Reserved

PDN_PLL

PDN_ADC

PDN_DAC4

PDN_DAC3

PDN_DAC2

PDN_DAC1

PDN

76543

210

DAC_FM1

DAC_FM0

ADC_FM1

ADC_FM0

Reserved

ADC_SP SEL

DAC_DEM

Reserved

CS42418 数据表(PDF) 33 Page - Cirrus Logic

CS42418 数据表(HTML) 33 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表下载

链接网址

CS42418 数据表(PDF) 33 Page - Cirrus Logic

CS42418 数据表(HTML) 33 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表 下载

链接网址

数据表下载